欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F530-IM 参数 Datasheet PDF下载

C8051F530-IM图片预览
型号: C8051F530-IM
PDF下载: 下载PDF文件 查看货源
内容描述: 8/4/2 KB ISP功能的Flash MCU系列 [8/4/2 kB ISP Flash MCU Family]
分类和应用:
文件页数/大小: 220 页 / 2701 K
品牌: SILICON [ SILICON ]
 浏览型号C8051F530-IM的Datasheet PDF文件第63页浏览型号C8051F530-IM的Datasheet PDF文件第64页浏览型号C8051F530-IM的Datasheet PDF文件第65页浏览型号C8051F530-IM的Datasheet PDF文件第66页浏览型号C8051F530-IM的Datasheet PDF文件第68页浏览型号C8051F530-IM的Datasheet PDF文件第69页浏览型号C8051F530-IM的Datasheet PDF文件第70页浏览型号C8051F530-IM的Datasheet PDF文件第71页  
C8051F52x-53x  
7. Voltage Regulator (REG0)  
C8051F52x/F53x devices include an on-chip low dropout voltage regulator (REG0). The input to REG0 at  
the V pin can be as high as 5.25 V. The output can be selected by software to 2.1 V or 2.6 V. When  
REGIN  
enabled, the output of REG0 appears on the V pin, powers the microcontroller core, and can be used to  
DD  
power external devices. On reset, REG0 is enabled and can be disabled by software.  
The input (V  
) and output (V ) of the voltage regulator should both be bypassed with a large capaci-  
DD  
REGIN  
tor (4.7 µF + 0.1 µF) to ground. This capacitor will eliminate power spikes and provide any immediate  
power required by the microcontroller. The settling time associated with the voltage regulator is shown in  
Table 7.1.  
The Voltage regulator can also generate an interrupt (if enabled by EREG0, EIE1.6) that is triggered when-  
ever the Vregin Input voltage drops below the dropout threshold. (see Table 7.1)  
This dropout interrupt has no pending flag and the recommended procedure to use it is as follows:  
Step 1. Wait enough time to ensure the Vregin input voltage is stable  
Step 2. Enable the dropout interrupt (EREG0, EIE1.6) and select the proper priority (PREG0,  
PIE1.6)  
Step 3. If triggered, inside the interrupt disable it (clear EREG0, EIE1.6), execute all procedures  
necessary to protect your application (put it in a safe mode and leave the interrupt now  
disabled.  
Step 4. In the main application, now running in the safe mode, regularly checks the DROPOUT bit  
(REG0CN.0). Once it is cleared by the regulator hardware the application can enable the  
interrupt again (EREG0, EIE1.6) and return to the normal mode operation.  
VREGIN  
REG0  
.1 µF  
.1 µF  
4.7 µF  
4.7 µF  
VDD  
VDD  
Figure 7.1. External Capacitors for Voltage Regulator Input/Output  
Rev. 0.3  
67  
 复制成功!