欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F530-IM 参数 Datasheet PDF下载

C8051F530-IM图片预览
型号: C8051F530-IM
PDF下载: 下载PDF文件 查看货源
内容描述: 8/4/2 KB ISP功能的Flash MCU系列 [8/4/2 kB ISP Flash MCU Family]
分类和应用:
文件页数/大小: 220 页 / 2701 K
品牌: SILICON [ SILICON ]
 浏览型号C8051F530-IM的Datasheet PDF文件第103页浏览型号C8051F530-IM的Datasheet PDF文件第104页浏览型号C8051F530-IM的Datasheet PDF文件第105页浏览型号C8051F530-IM的Datasheet PDF文件第106页浏览型号C8051F530-IM的Datasheet PDF文件第108页浏览型号C8051F530-IM的Datasheet PDF文件第109页浏览型号C8051F530-IM的Datasheet PDF文件第110页浏览型号C8051F530-IM的Datasheet PDF文件第111页  
C8051F52x-53x  
13. Flash Memory  
On-chip, re-programmable Flash memory is included for program code and non-volatile data storage. The  
Flash memory can be programmed in-system through the C2 interface or by software using the MOVX  
write instruction. Once cleared to logic 0, a Flash bit must be erased to set it back to logic 1. Flash bytes  
would typically be erased (set to 0xFF) before being reprogrammed. The write and erase operations are  
automatically timed by hardware for proper execution; data polling to determine the end of the write/erase  
operations is not required. Code execution is stalled during Flash write/erase operations. Refer to  
Table 13.2 for complete Flash memory electrical characteristics.  
13.1. Programming The Flash Memory  
The simplest means of programming the Flash memory is through the C2 interface using programming  
tools provided by Silicon Laboratories or a third party vendor. This is the only means for programming a  
non-initialized device. For details on the C2 commands to program Flash memory, see Section “22. C2  
Interface” on page 217.  
To protect the integrity of Flash contents, the V  
monitor must be enabled to the higher setting  
DD  
(VDMLVL = '1') and selected as a reset source if software contains routines which erase or write  
Flash memory. If the V monitor is not enabled, any erase or write performed on Flash memory  
DD  
will cause a Flash Error device reset.  
The V monitor must be enabled before it is selected as a reset source. Selecting the V monitor  
DD  
DD  
as a reset source before it is enabled and stabilized may cause a system reset. The procedure for re-  
enabling the V monitor and configuring the V monitor as a reset source is shown below:  
DD  
DD  
Step 1. Enable the V monitor (VDMEN bit in VDM0CN = ‘1’).  
DD  
Step 2. Wait for the V monitor to stabilize (see Table 12.1 for the V Monitor turn-on time).  
DD  
DD  
Note: This delay should be omitted if software contains routines which erase or  
write Flash memory.  
Step 3. Select the V monitor as a reset source (PORSF bit in RSTSRC = ‘1’).  
DD  
13.1.1. Flash Lock and Key Functions  
Flash writes and erases by user software are protected with a lock and key function. The Flash Lock and  
Key Register (FLKEY) must be written with the correct key codes, in sequence, before Flash operations  
may be performed. The key codes are: 0xA5, 0xF1. The timing does not matter, but the codes must be  
written in order. If the key codes are written out of order, or the wrong codes are written, Flash writes and  
erases will be disabled until the next system reset. Flash writes and erases will also be disabled if a Flash  
write or erase is attempted before the key codes have been written properly. The Flash lock resets after  
each write or erase; the key codes must be written again before a following Flash operation can be per-  
formed. The FLKEY register is detailed in SFR Definition 13.2.  
Rev. 0.3  
107  
 复制成功!