欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F336 参数 Datasheet PDF下载

C8051F336图片预览
型号: C8051F336
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号ISP功能的Flash MCU系列 [Mixed Signal ISP Flash MCU Family]
分类和应用: 微控制器和处理器外围集成电路
文件页数/大小: 234 页 / 3348 K
品牌: SILICON [ SILICON ]
 浏览型号C8051F336的Datasheet PDF文件第141页浏览型号C8051F336的Datasheet PDF文件第142页浏览型号C8051F336的Datasheet PDF文件第143页浏览型号C8051F336的Datasheet PDF文件第144页浏览型号C8051F336的Datasheet PDF文件第146页浏览型号C8051F336的Datasheet PDF文件第147页浏览型号C8051F336的Datasheet PDF文件第148页浏览型号C8051F336的Datasheet PDF文件第149页  
C8051F336/7/8/9  
21. SMBus  
The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System  
Management Bus Specification, version 1.1, and compatible with the I2C serial bus. Reads and writes to  
the interface by the system controller are byte oriented with the SMBus interface autonomously controlling  
the serial transfer of the data. Data can be transferred at up to 1/20th of the system clock as a master or  
slave (this can be faster than allowed by the SMBus specification, depending on the system clock used). A  
method of extending the clock-low duration is available to accommodate devices with different speed  
capabilities on the same bus.  
The SMBus interface may operate as a master and/or slave, and may function on a bus with multiple mas-  
ters. The SMBus provides control of SDA (serial data), SCL (serial clock) generation and synchronization,  
arbitration logic, and START/STOP control and generation. The SMBus peripheral can be fully driven by  
software (i.e. software accepts/rejects slave addresses, and generates ACKs), or hardware slave address  
recognition and automatic ACK generation can be enabled to minimize software overhead. A block dia-  
gram of the SMBus peripheral and the associated SFRs is shown in Figure 21.1.  
SMB0CN  
SMB0CF  
M T S S A A A S  
E
I
B E S S S S  
A X T T C R C  
S M A O K B K  
I
N N U X M M M M  
S H S T B B B B  
T O  
E D  
R E  
R L  
Q O  
S
M
B
Y H T F C C  
O O T S S  
L E E 1 0  
D
T
00  
01  
10  
11  
T0 Overflow  
T1 Overflow  
TMR2H Overflow  
TMR2L Overflow  
SCL  
SMBUS CONTROL LOGIC  
Arbitration  
FILTER  
Interrupt  
Request  
SCL Synchronization  
SCL Generation (Master Mode)  
SDA Control  
SCL  
Control  
C
R
O
S
S
B
A
R
N
Hardware Slave Address Recognition  
Hardware ACK Generation  
Port I/O  
Data Path  
SDA  
Control  
IRQ Generation  
Control  
SMB0DAT  
7 6 5 4 3 2 1 0  
SDA  
FILTER  
S S S S S S S G S S S S S S S E  
L L L L L L L C L L L L L L L H  
V V V V V V V  
6 5 4 3 2 1 0  
V V V V V V V A  
M M M M M M M C  
6 5 4 3 2 1 0 K  
SMB0ADR  
SMB0ADM  
N
Figure 21.1. SMBus Block Diagram  
21.1. Supporting Documents  
It is assumed the reader is familiar with or has access to the following supporting documents:  
Rev. 0.2  
145