欢迎访问ic37.com |
会员登录 免费注册
发布采购

LC89057W-VF4A-E 参数 Datasheet PDF下载

LC89057W-VF4A-E图片预览
型号: LC89057W-VF4A-E
PDF下载: 下载PDF文件 查看货源
内容描述: 数字音频接口收发器 [Digital Audio Interface Transceiver]
分类和应用:
文件页数/大小: 59 页 / 329 K
品牌: SANYO [ SANYO SEMICON DEVICE ]
 浏览型号LC89057W-VF4A-E的Datasheet PDF文件第36页浏览型号LC89057W-VF4A-E的Datasheet PDF文件第37页浏览型号LC89057W-VF4A-E的Datasheet PDF文件第38页浏览型号LC89057W-VF4A-E的Datasheet PDF文件第39页浏览型号LC89057W-VF4A-E的Datasheet PDF文件第41页浏览型号LC89057W-VF4A-E的Datasheet PDF文件第42页浏览型号LC89057W-VF4A-E的Datasheet PDF文件第43页浏览型号LC89057W-VF4A-E的Datasheet PDF文件第44页  
LC89057W-VF4A-E  
CCB address: 0xE8; Command address: 2; Demodulation function: Master clock setting  
DI7  
DI6  
DI5  
DI4  
DI3  
DI2  
DI1  
DI0  
0
0
1
0
0
0
CAU  
CAL  
DI15  
DI14  
DI13  
DI12  
DI11  
DI10  
DI9  
DI8  
AMPOPR1  
AMPOPR0  
EXSYNC  
PLLOPR  
XMSEL1  
XMSEL0  
XINSEL  
PLLSEL  
PLLSEL  
PLL lock frequency setting  
0: 512fs (fs 96kHz commend) (initial value)  
1: 256fs  
XINSEL  
XIN input frequency setting  
0: 12.288MHz (initial value)  
1: 24.576MHz  
XMSEL [1:0]  
XMCK output frequency setting  
00: 1/1 of XIN input frequency (initial value)  
01: 1/2 of XIN input frequency  
10: Reserved  
11: Muted  
PLLOPR  
PLL (VCO) operation setting  
0: Operate (initial value)  
1: Stop  
EXSYNC  
Setting of PLL unused demodulation (external synchronization)  
0: PLL used normal operation (initial value)  
1: PLL unused external synchronization operation (supply 256fs clock to TMCK)  
AMPOPR [1:0]  
Oscillation amplifier operation setting  
00: Automatic stopping of oscillation amplifier while PLL is locked (initial value)  
01: Permanent continuous operation  
10: Reserved  
11: Stop  
If the PLL is stopped with PLLOPR while the PLL is locked, the output clocks are all muted and this muted status  
continues even if the PLL is unlocked.  
If the permanent continuous operation is set with AMPOPR[1:0] while the PLL is locked, RERR goes to into the error  
status once. It is possible to set the operation with maintaining the RERR status, if a setting with which even a  
changed fs is not regarded as an error due to the PLL status is made with FSERR.  
When an automatic stop mode of the oscillation amplifier is set with AMPOPR[1:0], and if the input fs changes within  
the PLL capture range and no lock error occurs, fs is not calculated with the oscillation amplifier stopped. For this  
reason, the input data fs and the fs calculation result may not be identical. However, if the channel status fs  
information is rewritten in line with input data changes, this information is reflected to the error flag and fs calculation  
of the input data is carried out. Since the fs calculation is always done when the oscillation amplifier is set to the  
permanent continuous operation mode, fs changes are always reflected to the error flag.  
No.7202-40/59  
 复制成功!