LA76810A
Deflection Block
Input Signals and Test Conditions
Unless otherwise specified, the following conditions apply when each measurement is made.
1. VIF, SIF blocks: No signal
2. C input: No. signal
3. Sync input: A horizontal/vertical composite sync signal
PAL: 43IRE, horizontal sync signal (15.625kHz) and vertical sync signal (50kHz)
NTSC: 40IRE, horizontal sync signal (15.734264kHz) and vertical sync signal (59.94kHz)
Note: No burst signal, chroma signal shall exist below the pedestal level.
Signal unsuitable
Signal suitable
for Y input
for Y input
Chroma signal
Burst signal
www.DataSheet4U.com
4. Bus control conditions: Initial conditions unless otherwise specified.
5. The delay time from the rise of the horizontal output (pin 27 output) to the fall of the FBP IN (pin 28 input) is 9µs.
6. Pin 13 (vertical size correction circuit input terminal) is connected to V
CC
(5.0V).
NoA0252-22/40
SANYO [ SANYO SEMICON DEVICE ]
