ETHERNET CONTROLLER
S3C4510B
Table 7-4. BDMA Transmit Control Register Description (Continued)
Bit Number
Bit Name
Description
[14]
BDMA Tx enable (BTxEn)
When the Tx enable bit is set to "1", the BDMA Tx block is
enabled. Even if this bit is disabled, buffer data will be moved
to the MAC Tx FIFO until the BDMA Tx buffer underflows (as
long as the FIFO is not empty and the MAC Tx is enabled).
This bit is automatically disabled in the following cases: 1) if
the next frame pointer is null, or 2) if the owner bit is zero, and
the BTxSTSKO bit is set.
NOTE: The frame descriptor start address pointer must be
assigned before the BDMA Tx enable bit is set.
[15]
BDMA Tx reset (BTxRS)
Set this bit to "1" to reset the BDMA Tx block.
7-24