ETHERNET CONTROLLER
S3C4510B
Tx Status
31 30 29 28 27 26 25 24 23 22 21 20 19
16
R
x
H C
a
l
t
e
d
L
a
t
e
C
o
l
T
x
D
e
f
P
a
u
s
e
d
E
x
C
o
l
T
x
p
a
r
S N D U
I
n
t
T
x
Q C e
n
d
e
r
o
m
p
E
r
r
a
r
r
f
e
r
TxCollCnt
e
r
l
l
[19:16] Transmit collision count (TxCollCnt)
Count of collisions during transmission of a single packet. After 16 collisions, TxColl
is zero, and ExColl is set.
[20] Excessive collision (ExColl)
16 collisions occured in the same packet.
[21] Transmit deferred (TxDefer)
[22] Paused
[23] Interrupt on transmit (IntTx)
Set if transmission of packet caused an interrupt condition. This includes the enable
completion (EnComp), MACTXCON [14], if enabled.
[24] Underrun (Under)
MAC transmit FIFO becomes empty during transmission.
[25] Deferral (Defer)
MAC defers for max_deferral 0.32768ms for 100Mbit/s or 3.27680ms for 10Mbit/s.
[26] No carrier (NCarr)
Carrier sense is not detected during the entire transmission of a packet
(from the SFD to the CRC).
[27] SQE error (SQErr)
After transmit frame, set if the fake collision (COL) signal did not come from the PHY
for 1.6 ms.
[28] Late collision (LateColl)
A collision occurred after 512 bit times (64 byte times)
[29] Transmit parity error (TxPar)
MAC transmit FIFO detected a parity error.
[30] Completion (Comp)
MAC complete a transmit or discard of one packet.
[31] Transmission halted (TxHalted)
Transmission halted by clearing RxEn or setting the Haltlmm in the MAC control
register. Or, an interrupt was generated by an error condition (not completion).
Figure 7-9. Tx Descriptor Status Bits
7-20
SAMSUNG [ SAMSUNG ]
