OneNAND512Mb(KFG1216U2B-xIB6)
FLASH MEMORY
6.14
Warm Reset Timing
See AC Characteristics Table 5.6
CE, OE
RP
tRP
tReady1
High-Z
High-Z
RDY
tReady2
INT
bit
Operation
Status
1)
2)
3)
4)
1)
Idle
Reset Ongoing
BootRAM Access
INT Bit Polling
Idle
NOTES:
1. The status which can accept any register based operation(Load, Program, Erase command, etc).
2. The status where reset is ongoing.
3. The status allows only BootRAM(BL1) read operation for Boot Sequence.(refer to 7.2.2 Boot Sequence)
4. To read BL2 of Boot Sequence, Host should wait INT until becomes ready. and then, Host can issue load command.
(refer to 7.2.2 Boot Sequence, 7.1 Methods of Determing Interrupt status)
111