欢迎访问ic37.com |
会员登录 免费注册
发布采购

AL2007LA 参数 Datasheet PDF下载

AL2007LA图片预览
型号: AL2007LA
PDF下载: 下载PDF文件 查看货源
内容描述: 锁相环(PLL)频率上的单片结构构成CMOS中合成 [Phase-Locked Loop (PLL) frequency synthesizer constructed in CMOS on single monolithic structure]
分类和应用:
文件页数/大小: 16 页 / 242 K
品牌: SAMSUNG [ SAMSUNG ]
 浏览型号AL2007LA的Datasheet PDF文件第8页浏览型号AL2007LA的Datasheet PDF文件第9页浏览型号AL2007LA的Datasheet PDF文件第10页浏览型号AL2007LA的Datasheet PDF文件第11页浏览型号AL2007LA的Datasheet PDF文件第12页浏览型号AL2007LA的Datasheet PDF文件第13页浏览型号AL2007LA的Datasheet PDF文件第14页浏览型号AL2007LA的Datasheet PDF文件第16页  
0.35µm 20MHZ-170MHZ FSPLL  
AL2007LA  
JITTER DEFINITION  
Period Jitter  
Period jitter is the maximum deviation of output clock's transition from its ideal position.  
T1  
Ideal Cycle  
Fout  
TJP  
Cycle-to-Cycle Jitter  
Cycle-to-cycle jitter is the maximum deviation of output clock's transition from its corresponding position of the  
previous cycle.  
Ti-1  
Ti  
Ti+1  
Fout  
TJCC = max (Ti+1 - T )  
i
Long-Term Jitter  
Long-term jitter is the maximum deviation of output clock' transition from its ideal position, after many cycles. The  
term "many" depends on the application and the frequency.  
Cycle 0  
Cycle N  
TJLP  
15  
 复制成功!