欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYB18H1G321AF 参数 Datasheet PDF下载

HYB18H1G321AF图片预览
型号: HYB18H1G321AF
PDF下载: 下载PDF文件 查看货源
内容描述: GDDR3图形内存的1Gb GDDR3图形内存 [GDDR3 Graphics RAM 1-Gbit GDDR3 Graphics RAM]
分类和应用: 双倍数据速率
文件页数/大小: 48 页 / 2248 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYB18H1G321AF的Datasheet PDF文件第36页浏览型号HYB18H1G321AF的Datasheet PDF文件第37页浏览型号HYB18H1G321AF的Datasheet PDF文件第38页浏览型号HYB18H1G321AF的Datasheet PDF文件第39页浏览型号HYB18H1G321AF的Datasheet PDF文件第41页浏览型号HYB18H1G321AF的Datasheet PDF文件第42页浏览型号HYB18H1G321AF的Datasheet PDF文件第43页浏览型号HYB18H1G321AF的Datasheet PDF文件第44页  
Internet Data Sheet  
HYB18H1G321AF–10/11/14  
1-Gbit GDDR3  
Parameter  
CAS  
latency  
Symbo  
l
Limit Values  
–11  
Unit Note  
–10  
-14  
min  
max  
min  
max  
min  
max  
10)  
11)  
Internal write to Read Command  
Delay (different rank)  
tWTR_RR  
tWTW_RR  
BL/2 – 1  
BL/2 – 1  
tCK  
tCK  
Write to Write Command Delay  
(different rank)  
BL/2  
2
BL/2  
2
12)  
11)  
Read to Write command delay  
tRTW  
t
RTW(min) = CL + BL/2+ 2 – WL  
tCK  
tCK  
Read to Read Command Delay  
(different rank)  
tRTR_RR  
Write Cycle Timing Parameters for Data and Data Strobe  
Write command to first WDQS  
latching transition  
tDQSS  
WL–0.25 WL+0.25 WL–0.25 WL+0.25 WL–0.25 WL+0.25 tCK  
Data-in and Data Mask to WDQS tDS  
Setup Time  
0.14  
0.14  
0.40  
0.15  
0.15  
0.40  
0.18  
0.18  
0.40  
ns  
ns  
tCK  
Data-in and Data Mask to WDQS tDH  
Hold Time  
Data-in and DM input pulse width tDIPW  
(each input)  
DQS input low pulse width  
DQS input high pulse width  
DQS Write Preamble Time  
DQS Write Postamble Time  
Write Recovery Time  
tDQSL  
tDQSH  
tWPRE  
tWPST  
tWR  
0.40  
0.40  
0.75  
0.75  
13  
0.40  
0.40  
0.75  
0.75  
13  
0.40  
0.40  
0.75  
0.75  
10  
tCK  
tCK  
tCK  
tCK  
tCK  
1.25  
1.25  
1.25  
1.25  
1.25  
1.25  
9)  
3)  
Read Cycle Timing Parameters for Data and Data Strobe  
Data Access Time from Clock  
Read Preamble  
tAC  
– 0.21  
0.75  
0.21  
1.25  
1.25  
tACmax  
– 0.22  
0.75  
0.22  
1.25  
1.25  
tACmax  
– 0.25  
0.75  
0.25  
1.25  
1.25  
tACmax  
ns  
tCK  
tCK  
ns  
tRPRE  
tRPST  
Read Postamble  
0.75  
0.75  
0.75  
Data-out high impedance time from tHZ  
tACmin  
tACmin  
tACmin  
CLK  
Data-out low impedance time from tLZ  
tACmin  
tACmax  
tACmin  
tACmax  
tACmin  
tACmax  
ns  
CLK  
DQS edge to Clock edge skew  
tDQSCK –0.21  
0.21  
–0.22  
0.22  
–0.25  
0.25  
ns  
ns  
13)  
DQS edge to output data edge  
skew  
tDQSQ  
0.120  
0.130  
0.160  
Data hold skew factor  
tQHS  
tQH  
0.120  
32  
0.130  
0.160  
32  
ns  
ns  
Data output hold time from DQS  
Refresh/Power Down Timing  
Refresh Period (8192 cycles)  
tHP tQHS  
tREF  
32  
ms  
µs  
Average periodic Auto Refresh  
interval  
tREFI  
3.9  
3.9  
3.9  
Delay from AREF to next ACT/  
AREF  
tRFC  
tXSC  
52.0  
52.0  
59  
ns  
Self Refresh Exit time  
1000  
1000  
1000  
tCK  
Rev. 0.92, 2007-10  
40  
06122007-MW7D-3G3M  
 复制成功!