欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYB18H1G321AF 参数 Datasheet PDF下载

HYB18H1G321AF图片预览
型号: HYB18H1G321AF
PDF下载: 下载PDF文件 查看货源
内容描述: GDDR3图形内存的1Gb GDDR3图形内存 [GDDR3 Graphics RAM 1-Gbit GDDR3 Graphics RAM]
分类和应用: 双倍数据速率
文件页数/大小: 48 页 / 2248 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYB18H1G321AF的Datasheet PDF文件第33页浏览型号HYB18H1G321AF的Datasheet PDF文件第34页浏览型号HYB18H1G321AF的Datasheet PDF文件第35页浏览型号HYB18H1G321AF的Datasheet PDF文件第36页浏览型号HYB18H1G321AF的Datasheet PDF文件第38页浏览型号HYB18H1G321AF的Datasheet PDF文件第39页浏览型号HYB18H1G321AF的Datasheet PDF文件第40页浏览型号HYB18H1G321AF的Datasheet PDF文件第41页  
Internet Data Sheet  
HYB18H1G321AF–10/11/14  
1-Gbit GDDR3  
5.11  
Operating Current Measurement Conditions  
TABLE 21  
Operating Current Measurement Conditions  
Symbol Parameter/Condition  
IDD0  
Operating Current - One bank, Activate - Precharge  
CK=min(tCK), tRC=min(tRC  
t
)
Databus inputs are SWITCHING; Address and control inputs are SWITCHING, CS = HIGH between valid  
commands.  
IDD1  
Operating Current - One bank, Activate - Read - Precharge  
One bank is accessed with tCK=min(tCK), tRC=min(tRC), CL = CL(min), Address and control inputs are SWITCHING;  
CS = HIGH between valid commands. Iout=0 mA  
IDD2P  
IDD2F  
Precharge Power-Down Standby Current  
All banks idle, power-down mode, CKE is LOW, tCK=min(tCK), Data bus inputs are STABLE (HIGH).  
Precharge Floating Standby Current  
All banks idle; CS is HIGH, CKE is HIGH, tCK=min(tCK); Address and control inputs are SWITCHING; Data bus input  
are STABLE (HIGH).  
IDD2Q  
IDD3P  
IDD3N  
IDD4R  
IDD4W  
IDD5B  
IDD5D  
Precharge Quiet Standby Current  
CS is HIGH, all banks idle, CKE is HIGH, tCK=min(tCK), Address and other control inputs STABLE (HIGH), Data  
bus inputs are STABLE (HIGH).  
Active Power-Down Standby Current  
One bank active, CKE is LOW, Address and control inputs are STABLE (HIGH); Data bus inputs are STABLE  
(HIGH); standard active power-down mode.  
Active Standby Current  
One bank active, CS is HIGH, CKE is HIGH, tRAS= tRAS,max, tCK=min(tCK); Address and control inputs are  
SWITCHING; Data bus inputs are SWITCHING.  
Operating Current - Burst Read  
One bank active; Continuous read bursts, CL = CL(min); tCK=min(tCK); tRAS= tRAS,max; Address and control inputs  
are SWITCHING; Iout = 0 mA.  
Operating Current - Burst Write  
One bank active; Continuous write bursts; tCK=min(tCK); Address and control inputs are SWITCHING; Data bus  
inputs are SWITCHING.  
Burst Auto Refresh Current  
Refresh command at tRFC=min(tRFC); tCK=min(tCK); CKE is HIGH, CS is HIGH between all valid commands; Other  
command and address inputs are SWITCHING; Data bus inputs are SWITCHING.  
Distributed Auto Refresh Current  
t
CK=tCKmin; Refresh command every tREFI; CKE is HIGH, CS is HIGH between valid commands; Other command  
and address inputs are SWITCHING; Data bus inputs are SWITCHING.  
Rev. 0.92, 2007-10  
37  
06122007-MW7D-3G3M  
 复制成功!