HYB18H512321AF
512-Mbit GDDR3
Functional Description
4.14.3
Writes (WR) in DLL off mode
Table 23
General Timing Parameter
Parameter
Symbol
Limit Values
Unit
-16
-20
min
max
min
max
Write comm. to the first DQS latching
transition
Data-in and DM input pulse width
(each input)
(WL*tCK) - 0.5 (WL*tCK) +
(WL*tCK) - 0.5 (WL*tCK) +
tDQSS
tDIPW
ns
ns
0.5
—
0.5
—
0.77
0.88
DQS Write Preamble Time
DQS Write Postamble Time
Write to Read
0.55
0.88
8
—
0.63
1.0
8
—
1.5
—
—
tWPRE
tWPST
tWTR
tWR
ns
ns
ns
ns
1.32
—
Write to Precharge
14
—
14
ꢃꢇ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢊ
ꢌ
ꢃꢄ
ꢃꢅ
ꢃꢆ
#,+ꢀ
#,+
#OMꢁ
!DDRꢁ
72
"ꢋ#
$%3
$%3
$%3
$%3
$%3
2$
$%3
$%3
$%3
$%3
$%3
$%3
$%3
"ꢋ#
#!3 LATENCY ꢍ ꢊ
7, ꢍ
ꢅ
T742
7$13
2$13
$1
T$13#+/&&
T!#/&&
$ꢂ
$ꢃ
$ꢄ
$ꢅ
$ꢂ
$ꢃ
$ꢄ
72
"ꢋ#
$%3
$%3
$%3
$%3
$%3
$%3
2$
$%3
$%3
$%3
$%3
$%3
$%3
"ꢋ#
7, ꢍ
ꢆ
#!3 LATENCY ꢍ ꢊ
T742
7$13
T$13#+/&&
2$13
$1
T!#/&&
$ꢂ
$ꢃ
$ꢄ
$ꢅ
$ꢂ
" ꢋ #ꢎ "ANK ꢋ #OLUMN ADDRESS
$ꢀꢎ
$ATA TO " ꢋ #X
$ONgT #ARE
72ꢎ
2$ꢎ
72)4%
2%!$
#OMꢁꢎ #OMMAND
$1S ꢎ 4ERMINATIONS OFF
2$13 ꢎ .OT DRIVEN
!DDRꢁꢎ !DDRESS " ꢋ #
$%3ꢎ $ESELECT
7,ꢎ
7RITE ,ATENCY
Figure 61 DLL off: Write followed by Read
Data Sheet
75
Rev. 1.73, 2005-08
05122004-B1L1-JEN8