欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7348 参数 Datasheet PDF下载

PM7348图片预览
型号: PM7348
PDF下载: 下载PDF文件 查看货源
内容描述: [ATM/SONET/SDH IC, CMOS, PBGA324,]
分类和应用: ATM异步传输模式
文件页数/大小: 318 页 / 1736 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7348的Datasheet PDF文件第85页浏览型号PM7348的Datasheet PDF文件第86页浏览型号PM7348的Datasheet PDF文件第87页浏览型号PM7348的Datasheet PDF文件第88页浏览型号PM7348的Datasheet PDF文件第90页浏览型号PM7348的Datasheet PDF文件第91页浏览型号PM7348的Datasheet PDF文件第92页浏览型号PM7348的Datasheet PDF文件第93页  
S/UNI-IMA-4 Telecom Standard Product Data Sheet  
Released  
Run-Test-Idle  
The run test/idle state is used to execute tests.  
Capture-DR  
The capture data register state is used to load parallel data into the test data registers selected by  
the current instruction. If the selected register does not allow parallel loads or no loading is  
required by the current instruction, the test register maintains its value. Loading occurs on the  
rising edge of TCK.  
Shift-DR  
The shift data register state is used to shift the selected test data registers by one stage. Shifting  
is from MSB to LSB and occurs on the rising edge of TCK.  
Update-DR  
The update data register state is used to load a test register's parallel output latch. In general, the  
output latches are used to control the device. For example, for the EXTEST instruction, the  
boundary scan test register's parallel output latches are used to control the device's outputs. The  
parallel output latches are updated on the falling edge of TCK.  
Capture-IR  
The capture instruction register state is used to load the instruction register with a fixed  
instruction. The load occurs on the rising edge of TCK.  
Shift-IR  
The shift instruction register state is used to shift both the instruction register and the selected  
test data registers by one stage. Shifting is from MSB to LSB and occurs on the rising edge of  
TCK.  
Update-IR  
The update instruction register state is used to load a new instruction into the instruction  
register. The new instruction must be scanned in using the Shift-IR state. The load occurs on  
the falling edge of TCK.  
The Pause-DR and Pause-IR states are provided to allow shifting through the test data and/or  
instruction registers to be momentarily paused.  
10.6.3 Boundary Scan Instructions  
The following is a description of the standard instructions. Each instruction selects a serial test  
data register path between input, TDI and output, TDO.  
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.  
Document No.: PMC-2020889, Issue 2  
89