欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7348 参数 Datasheet PDF下载

PM7348图片预览
型号: PM7348
PDF下载: 下载PDF文件 查看货源
内容描述: [ATM/SONET/SDH IC, CMOS, PBGA324,]
分类和应用: ATM异步传输模式
文件页数/大小: 318 页 / 1736 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7348的Datasheet PDF文件第27页浏览型号PM7348的Datasheet PDF文件第28页浏览型号PM7348的Datasheet PDF文件第29页浏览型号PM7348的Datasheet PDF文件第30页浏览型号PM7348的Datasheet PDF文件第32页浏览型号PM7348的Datasheet PDF文件第33页浏览型号PM7348的Datasheet PDF文件第34页浏览型号PM7348的Datasheet PDF文件第35页  
S/UNI-IMA-4 Telecom Standard Product Data Sheet  
Released  
Pin Name Type  
Pin  
No.  
Function  
The Receive Cell Data (RDAT[15:0]) signals carry the ATM cell  
words that have been read from the S/UNI-IMA-4 internal cell  
buffers. When this interface is operating in 8-bit mode, the data is  
carried on RDAT[7:0].  
RDAT[15]  
RDAT[14]  
RDAT[13]  
RDAT[12]  
RDAT[11]  
RDAT[10]  
RDAT[9]  
RDAT[8]  
RDAT[7]  
RDAT[6]  
RDAT[5]  
RDAT[4]  
RDAT[3]  
RDAT[2]  
RDAT[1]  
RDAT[0]  
Tristate  
Output  
U22  
T22  
U19  
R20  
R22  
T19  
R19  
P20  
P21  
P22  
P19  
N20  
N21  
N22  
N19  
M20  
The RDAT[15:0] output bus is updated on the rising edge of RCLK.  
The Receive Parity (RPRTY) signal provides the parity  
(programmable for odd or even parity) of the RDAT[15:0] bus. When  
the interface is operating in 8-bit mode, the parity is calculated over  
RDAT[7:0]  
RPRTY  
Tristate  
Output  
M22  
The RPRTY output is updated on the rising edge of RCLK.  
9.2 Receive Slave ATM Interface (UTOPIA L2 mode) (26 Signals)  
Pin Name Type  
Pin  
Function  
No.  
The Receive Clock (RCLK) signal is used to transfer data blocks  
RCLK  
Input  
T21  
from the S/UNI-IMA-4 across the receive UTOPIA L2 interface.  
The RCA, RSOC, RDAT[15:0], and RPRTY outputs are updated on  
the rising edge of RCLK. The RENB and RADR[4:0] inputs are  
sampled on the rising edge of RCLK.  
The RCLK input must cycle at a 52 MHz or lower instantaneous  
rate.  
The Receive Cell Available (RCA) is an active high signal that,  
when polled using the RADR[4:0] signals, indicates if at least one  
cell is queued for transfer on the selected logical channel FIFO .  
The S/UNI-IMA-4 device drives RCA with the cell availability status  
for the polled port one RCLK cycle after a valid RADR[4:0] address  
is sampled. The RCA output is high-impedance at all other times.  
RCA  
Tristate  
Output  
AB22  
W20  
The RCA output is updated on the rising edge of RCLK.  
The Receive Enable Bar (RENB) is an active low signal used to  
initiate the transfer of cells from the S/UNI-IMA-4 to an ATM-layer  
component, such as a traffic management device.  
RENB  
Input  
Input  
The RENB input is sampled on the rising edge of RCLK.  
The Receive Address (RADR[4:0]) signals are used to address the  
S/UNI-IMA-4 device for the purposes of polling and selecting for cell  
transfer.  
RADR[4]  
RADR[3]  
RADR[2]  
RADR[1]  
RADR[0]  
AA22  
Y21  
V20  
Y22  
The RADR[4:0] input bus is sampled on the rising edge of RCLK.  
W22  
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.  
Document No.: PMC-2020889, Issue 2  
31  
 复制成功!