欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5380-BI 参数 Datasheet PDF下载

PM5380-BI图片预览
型号: PM5380-BI
PDF下载: 下载PDF文件 查看货源
内容描述: [Micro Peripheral IC,]
分类和应用:
文件页数/大小: 440 页 / 2124 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5380-BI的Datasheet PDF文件第281页浏览型号PM5380-BI的Datasheet PDF文件第282页浏览型号PM5380-BI的Datasheet PDF文件第283页浏览型号PM5380-BI的Datasheet PDF文件第284页浏览型号PM5380-BI的Datasheet PDF文件第286页浏览型号PM5380-BI的Datasheet PDF文件第287页浏览型号PM5380-BI的Datasheet PDF文件第288页浏览型号PM5380-BI的Datasheet PDF文件第289页  
S/UNI®-8x155 ASSP Telecom Standard Product Data Sheet  
Released  
SFCMODE:  
The SFCMODE alarm bit selects the RASE window size to use for clearing the SF alarm.  
When SFCMODE is a logic zero the RASE clears the SF alarm using the same window size  
used for declaration. When SFCMODE is a logic one the RASE clears the SF alarm using a  
window size that is 8 times longer than the alarm declaration window size. The declaration  
window size is determined by the RASE SF Accumulation Period registers.  
SFSMODE:  
The SFSMODE bit selects the RASE saturation mode. When SFSMODE is a logic zero  
the RASE limits the number of B2 errors accumulated in one frame period to the RASE SF  
Saturation Threshold register value. When SFSMODE is a logic one the RASE limits the  
number of B2 errors accumulated in one window subtotal accumulation period to the RASE  
SF Saturation Threshold register value. Note that the number of frames in a window  
subtotal accumulation period is determined by the RASE SF Accumulation Period register  
value.  
SFBERTEN:  
The SFBERTEN bit enables automatic monitoring of line bit error rate threshold events by  
the RASE. When SFBERTEN is a logic one, the RASE continuously monitors line BIP  
errors over a period defined in the RASE configuration registers. When SFBERTEN is a  
logic zero, the RASE BIP accumulation logic is disabled, and the RASE logic is reset to the  
declaration monitoring state.  
All RASE accumulation period and threshold registers should be set up before SFBERTEN  
is written.  
Z1/S1_CAP:  
The Z1/S1_CAP bit enables the Z1/S1 Capture algorithm. When Z1/S1_CAP is a logic one,  
the Z1/S1 clock synchronization status message nibble must have the same value for eight  
consecutive frames before writing the new value into the RASE Receive Z1/S1 register.  
When Z1/S1_CAP is logic zero, the Z1/S1 nibble value is written directly into the RASE  
Receive Z1/S1 register.  
Reserved:  
The reserved bits must be programmed to logic zero for proper operation.  
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.  
Document No.: PMC- 2010299, Issue 2  
285  
 复制成功!