欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5365-PI 参数 Datasheet PDF下载

PM5365-PI图片预览
型号: PM5365-PI
PDF下载: 下载PDF文件 查看货源
内容描述: VT / TU映射器和M13多路复用器 [VT/TU MAPPER AND M13 MULTIPLEXER]
分类和应用: 复用器
文件页数/大小: 244 页 / 1139 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5365-PI的Datasheet PDF文件第48页浏览型号PM5365-PI的Datasheet PDF文件第49页浏览型号PM5365-PI的Datasheet PDF文件第50页浏览型号PM5365-PI的Datasheet PDF文件第51页浏览型号PM5365-PI的Datasheet PDF文件第53页浏览型号PM5365-PI的Datasheet PDF文件第54页浏览型号PM5365-PI的Datasheet PDF文件第55页浏览型号PM5365-PI的Datasheet PDF文件第56页  
STANDARD PRODUCT  
PM5365 TEMAP  
DATASHEET  
PMC-1991148  
ISSUE 3  
HIGH DENSITY VT/TU MAPPER  
AND M13 MULTIPLEXER  
Pin Name  
Type Pin Function  
No.  
LDDATA[0]  
LDDATA[1]  
LDDATA[2]  
LDDATA[3]  
LDDATA[4]  
LDDATA[5]  
LDDATA[6]  
LDDATA[7]  
Input AA13  
Y13  
Line Drop Bus Data (LDDATA[7:0]). The drop bus  
data contains the SONET/SDH receive payload data in  
byte serial format. LDDATA[7] is the most significant  
bit, corresponding to bit 1 of each serial word, the bit  
transmitted first.  
W14  
AB14  
W15  
W16  
LDDATA[7:0] is sampled on the rising edge of  
AB15  
W17  
LREFCLK.  
LDDP  
Input AB16  
Line Drop Bus Data Parity (LDDP). The incoming  
data parity signal carries the parity of the incoming  
signals. The parity calculation encompasses the  
LDDATA[7:0] bus and optionally the LDPL signal.  
LDPL can be included in the parity calculation by  
setting the INCLDPL bit in the Master SONET/SDH  
Ingress Configuration register high. Odd parity is  
selected by setting the LDOP bit in the Master  
SONET/SDH Ingress Configuration register high and  
even parity is selected by setting the LDOP bit low.  
LDDP is sampled on the rising edge of LREFCLK.  
LDC1J1V1  
Input Y16  
Line Drop C1/J1 Frame Pulse (LDC1J1V1). The  
input C1/J1/V1 frame pulse identifies the transport  
envelope, synchronous payload envelope frame  
boundaries and optionallly multiframe alignment on the  
incoming SONET stream.  
LDC1J1V1 is set high while LDPL is low to mark the  
first C1 byte of the transport envelope frame on the  
LDDATA[7:0] bus. LDC1J1V1 is set high while LDPL is  
high to mark each J1 byte of the synchronous payload  
envelope(s) on the LDDATA[7:0] bus. LDC1J1V1 must  
be present at every occurrence of the first C1 and all  
J1 bytes.  
Optionally LDC1J1V1 indicates multiframe alignment  
when high during the first V1 bytes of each envelope.  
LDC1J1V1 is sampled on the rising edge of LREFCLK.  
Proprietary and Confidential to PMC-Sierra, Inc. and for its Customers’ Internal Use  
41  
 复制成功!