欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5365-PI 参数 Datasheet PDF下载

PM5365-PI图片预览
型号: PM5365-PI
PDF下载: 下载PDF文件 查看货源
内容描述: VT / TU映射器和M13多路复用器 [VT/TU MAPPER AND M13 MULTIPLEXER]
分类和应用: 复用器
文件页数/大小: 244 页 / 1139 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5365-PI的Datasheet PDF文件第46页浏览型号PM5365-PI的Datasheet PDF文件第47页浏览型号PM5365-PI的Datasheet PDF文件第48页浏览型号PM5365-PI的Datasheet PDF文件第49页浏览型号PM5365-PI的Datasheet PDF文件第51页浏览型号PM5365-PI的Datasheet PDF文件第52页浏览型号PM5365-PI的Datasheet PDF文件第53页浏览型号PM5365-PI的Datasheet PDF文件第54页  
STANDARD PRODUCT  
PM5365 TEMAP  
DATASHEET  
PMC-1991148  
ISSUE 3  
HIGH DENSITY VT/TU MAPPER  
AND M13 MULTIPLEXER  
Pin Name  
Type Pin Function  
No.  
LAC1J1V1  
Output AA11  
Line Add Bus Composite Timing Signal  
(LAC1J1V1). The Add bus composite timing signal  
identifies the frame, payload and tributary multiframe  
boundaries on the Line Add Data bus LADATA[7:0].  
LAC1J1V1 pulses high with the Line Add Payload  
Active signal LAPL set low to mark the first STS-1  
(STM-0/AU3) identification byte or equivalently the  
STM identification byte C1. Optionally the LAC1J1V1  
signal pulses high with LAPL set high to mark the path  
trace byte J1. Optionally the LAC1J1V1 signal pulses  
high on the V1 byte to indicate tributary multiframe  
boundaries.  
In a system with multiple TEMAPs sharing the same  
Line Add bus only one device should have LAC1J1V1  
connected. All devices must be configured via the  
LOCK0 bits in the Master SONET/SDH Configuration  
and TTMP Telecom Interface Configuartion registers  
for the same J1 location corresponding to a pointer  
offset of 0 or 522.  
LAC1J1V1 is updated on the rising edge of LREFCLK.  
LAOE  
Output AB11  
Line Add Bus Output Enable (LAOE). The Add Bus  
output enable signal is asserted high whenever the  
Line Add Bus is being driven which is co-coincident  
with the Line Add bus outputs coming out of tri-state.  
This pin is intended to control an external multiplexer  
when multiple TEMAPs are driving the telecom Add  
bus during their individual tributaries. This same  
function is accomplished with the Add bus tristate  
drivers but increased tolerance to tributary  
configuration problems is possible with an external  
mux. This output is controlled via the LAOE bit in the  
TTMP Tributary Control registers.  
LAOE is updated on the rising edge of LREFCLK.  
Proprietary and Confidential to PMC-Sierra, Inc. and for its Customers’ Internal Use  
39  
 复制成功!