欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM4341A-QI 参数 Datasheet PDF下载

PM4341A-QI图片预览
型号: PM4341A-QI
PDF下载: 下载PDF文件 查看货源
内容描述: T1成帧器/收发器 [T1 FRAMER/TRANSCEIVER]
分类和应用: 数字传输控制器电信集成电路电信电路
文件页数/大小: 288 页 / 981 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM4341A-QI的Datasheet PDF文件第90页浏览型号PM4341A-QI的Datasheet PDF文件第91页浏览型号PM4341A-QI的Datasheet PDF文件第92页浏览型号PM4341A-QI的Datasheet PDF文件第93页浏览型号PM4341A-QI的Datasheet PDF文件第95页浏览型号PM4341A-QI的Datasheet PDF文件第96页浏览型号PM4341A-QI的Datasheet PDF文件第97页浏览型号PM4341A-QI的Datasheet PDF文件第98页  
PM4341AT1XC  
DATA SHEET  
PMC-900602  
ISSUE 7  
T1 FRAMER/TRANSCEIVER  
logic 0, the backplane transmit data rate and format is identical to T1 (i.e.  
1.544MHz rate with 24 contiguous channel bytes followed by 1 framing bit).  
BTX2RAIL:  
The BTX2RAIL bit selects whether the backplane transmit data signal  
presented to the transmitter on the multifunction inputs BTPCM/BTDP and  
BTSIG/BTDN are in either dual-rail or single-rail format. When BTX2RAIL is  
set to logic 1, the multifunction pins become the BTDP and BTDN dual-rail  
inputs, which bypass the XBAS and input directly into the jitter attenuator. It is  
expected that the framing bits be already inserted into the dual-rail streams  
before they are input on BTDP and BTDN. When BTX2RAIL is set to logic 0,  
the multifunction pins become the BTPCM and BTSIG digital inputs.The dual-  
rail mode works correctly only when the backplane data rate is set to 1.544  
MHz.  
BTXSFP:  
The BTXSFP bit selects the type of backplane frame alignment signal  
presented to the transmitter BTFP input. When BTXSFP is set to logic 1, a  
pulse on the BTFP indicates the first framing bit of the 12 frame SF or the 24  
frame ESF (depending on the framing format selected in the XBAS ). When  
BTXSFP is set to logic 0, a pulse on the BTFP indicates each framing bit. If  
the signalling aligner is used to ensure signalling bit integrity while XBAS  
generates an arbitrary superframe alignment between the backplane and the  
transmit DS-1 stream (i.e. SIGAEN is logic 1 and TXSIGA is logic 1 in register  
06H), then BTXSFP must be set to logic 0. If the superframe alignment of the  
backplane is to be enforced on the transmit DS-1 stream, the BTXSFP bit  
must be set to logic 1. In this case the signalling aligner is unnecessary.  
Upon reset of the T1XC, these bits are cleared to zero.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
76  
 复制成功!