欢迎访问ic37.com |
会员登录 免费注册
发布采购

SCC2692AC1A44 参数 Datasheet PDF下载

SCC2692AC1A44图片预览
型号: SCC2692AC1A44
PDF下载: 下载PDF文件 查看货源
内容描述: 双重异步接收器/发送器DUART [Dual asynchronous receiver/transmitter DUART]
分类和应用: 微控制器和处理器串行IO控制器通信控制器外围集成电路数据传输时钟
文件页数/大小: 30 页 / 212 K
品牌: NXP [ NXP ]
 浏览型号SCC2692AC1A44的Datasheet PDF文件第7页浏览型号SCC2692AC1A44的Datasheet PDF文件第8页浏览型号SCC2692AC1A44的Datasheet PDF文件第9页浏览型号SCC2692AC1A44的Datasheet PDF文件第10页浏览型号SCC2692AC1A44的Datasheet PDF文件第12页浏览型号SCC2692AC1A44的Datasheet PDF文件第13页浏览型号SCC2692AC1A44的Datasheet PDF文件第14页浏览型号SCC2692AC1A44的Datasheet PDF文件第15页  
Philips Semiconductors  
Product specification  
Dual asynchronous receiver/transmitter (DUART)  
SCC2692  
Table 1. SCC2692 Register Addressing  
A3  
A2  
A1  
A0  
READ (RDN = 0)  
WRITE (WRN = 0)  
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Mode Register A (MR1A, MR2A)  
Status Register A (SRA)  
BRG Test  
Mode Register A (MR1A, MR2A)  
Clock Select Register A (CSRA)  
Command Register A (CRA)  
Tx Holding Register A (THRA)  
Aux. Control Register (ACR)  
Interrupt Mask Register (IMR)  
C/T Upper Preset Value (CRUR)  
C/T Lower Preset Value (CTLR)  
Mode Register B (MR1B, MR2B)  
Clock Select Register B (CSRB)  
Command Register B (CRB)  
Tx Holding Register B (THRB)  
Reserved  
Rx Holding Register A (RHRA)  
Input Port Change Register (IPCR)  
Interrupt Status Register (ISR)  
Counter/Timer Upper Value (CTU)  
Counter/Timer Lower Value (CTL)  
Mode Register B (MR1B, MR2B)  
Status Register B (SRB)  
1X/16X Test  
Rx Holding Register B (RHRB)  
Reserved  
Input Ports IP0 to IP6  
Start Counter Command  
Stop Counter Command  
Output Port Conf. Register (OPCR)  
Set Output Port Bits Command  
Reset Output Port Bits Command  
* See Table 6 for BRG Test frequencies in this data sheet, and “Extended baud rates for SCN2681, SCN68681, SCC2691, SCC2692,  
SCC68681 and SCC2698B” in application notes elsewhere in this publication  
Table 2. Register Bit Formats  
BIT 7  
BIT 6  
BIT 5  
BIT 4  
BIT 3  
BIT 2  
BIT 1  
BIT 0  
RxRTS  
CONTROL  
RxINT  
SELECT  
ERROR  
MODE*  
PARITY  
TYPE  
BITS PER  
CHARACTER  
PARITY MODE  
MR1A  
MR1B  
00 = With Parity  
01 = Force Parity  
10 = No Parity  
00 = 5  
01 = 6  
10 = 7  
11 = 8  
0 = No  
1 = Yes  
0 = RxRDY  
1 = FFULL  
0 = Char  
1 = Block  
0 = Even  
1 = Odd  
11 = Multidrop Mode  
NOTE:  
*In block error mode, block error conditions must be cleared by using the error reset command (command 4x) or a receiver reset.  
BIT 7  
BIT 6  
BIT 5  
BIT 4  
BIT 3  
BIT 2  
BIT 1  
BIT 0  
TxRTS  
CONTROL  
CTS  
ENABLE Tx  
CHANNEL MODE  
STOP BIT LENGTH*  
MR2A  
MR2B  
00 = Normal  
0 = 0.563  
1 = 0.625  
2 = 0.688  
3 = 0.750  
4 = 0.813  
5 = 0.875  
6 = 0.938  
7 = 1.000  
8 = 1.563  
9 = 1.625  
A = 1.688  
B = 1.750  
C = 1.813  
D = 1.875  
E = 1.938  
F = 2.000  
01 = Auto-Echo  
10 = Local loop  
11 = Remote loop  
0 = No  
1 = Yes  
0 = No  
1 = Yes  
NOTE: *Add 0.5 to values shown for 0 – 7 if channel is programmed for 5 bits/char.  
BIT 7  
BIT 6  
BIT 5  
BIT 4  
BIT 3  
BIT 2  
BIT 1  
BIT 0  
CSRA  
CSRB  
RECEIVER CLOCK SELECT  
TRANSMITTER CLOCK SELECT  
See Text  
See Text  
* See Table 6 for BRG Test frequencies in this data sheet, and “Extended baud rates for SCN2681, SCN68681, SCC2691, SCC2692,  
SCC68681 and SCC2698B” in application notes elsewhere in this publication  
BIT 7  
BIT 6  
BIT 5  
BIT 4  
BIT 3  
BIT 2  
BIT 1  
BIT 0  
CRA  
CRB  
MISCELLANEOUS COMMANDS  
DISABLE Tx  
ENABLE Tx  
DISABLE Rx  
ENABLE Rx  
0 = No  
1 = Yes  
0 = No  
1 = Yes  
0 = No  
1 = Yes  
0 = No  
1 = Yes  
See Text and Timing Requirement  
NOTE: Access to the miscellaneous commands should be separated by 3 X1 clock edges. A disabled transmitter cannot be loaded.  
11  
1998 Sep 04  
 复制成功!