欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML53612 参数 Datasheet PDF下载

ML53612图片预览
型号: ML53612
PDF下载: 下载PDF文件 查看货源
内容描述: 64通道全双工H.100 / H.110 CT总线系统接口和时间槽交换 [64-Channel Full Duplex H.100/H.110 CT Bus System Interface and Time-Slot Interchange]
分类和应用: 数字传输控制器电信集成电路电信电路
文件页数/大小: 68 页 / 643 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML53612的Datasheet PDF文件第14页浏览型号ML53612的Datasheet PDF文件第15页浏览型号ML53612的Datasheet PDF文件第16页浏览型号ML53612的Datasheet PDF文件第17页浏览型号ML53612的Datasheet PDF文件第19页浏览型号ML53612的Datasheet PDF文件第20页浏览型号ML53612的Datasheet PDF文件第21页浏览型号ML53612的Datasheet PDF文件第22页  
ML53612 –––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
5.2 Command/Status Register  
D_[7:0]  
Definition  
0
1
2
3
4
5
6
7
Busy (Read Only)  
Read Command (Write Only)  
Write Command (Write Only)  
Terminate Command (Write Only)  
Reserved  
Reserved  
Reserved  
Reset (Read/Write)  
Busy (D_0) (Read Only)  
This bit is set ("1") when a Command that requires synchronization with the ML53612's internal state machine has been initiated, and cleared ("0")  
when the command has been completed.  
For Commands that do not require synchronization this bit is always clear ("0").  
The following commands require synchronization:  
• Routing Memory Write command  
• In-Direct Parallel Access Read or Write command  
Read (D_1) (Write Only)  
Setting this bit ("1") initiates a synchronized read of the register pointed to by the Address Register. When the Busy bit is clear ("0"), the contents of  
the register to be read are available by reading the Data Register. It is NOT necessary to clear ("0") this bit after it has been set ("1").  
Note: For "Reads" that do not require synchronization (all "Reads" except In-Direct Parallel Access Read) it is  
not necessary to set this bit. The Data Registers can be read immediately after writing the Address Register.  
Write (D_2) (Write Only)  
Setting this bit ("1") initiates a write of the register pointed to by the Address Register. It is NOT necessary to clear ("0") this bit after it has been set ("1").  
Terminate (D_3) (Write Only)  
Setting this bit ("1") terminates a command that requires synchronization with the ML53612's internal state machine. The command in process is  
completed asynchronously and the Busy bit is cleared. It is NOT necessary to clear ("0") this bit after it has been set ("1").  
Reset (D_7) (Read/Write)  
Setting this bit ("1") resets the ML53612 and initializes the Configuration and Routing Registers. This command is analogous to the function of the  
RESET pin. Clearing this bit ("0") returns the ML53612 to normal operation, ready to be configured.  
14  
Oki Semiconductor  
 复制成功!