欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML53612 参数 Datasheet PDF下载

ML53612图片预览
型号: ML53612
PDF下载: 下载PDF文件 查看货源
内容描述: 64通道全双工H.100 / H.110 CT总线系统接口和时间槽交换 [64-Channel Full Duplex H.100/H.110 CT Bus System Interface and Time-Slot Interchange]
分类和应用: 数字传输控制器电信集成电路电信电路
文件页数/大小: 68 页 / 643 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML53612的Datasheet PDF文件第10页浏览型号ML53612的Datasheet PDF文件第11页浏览型号ML53612的Datasheet PDF文件第12页浏览型号ML53612的Datasheet PDF文件第13页浏览型号ML53612的Datasheet PDF文件第15页浏览型号ML53612的Datasheet PDF文件第16页浏览型号ML53612的Datasheet PDF文件第17页浏览型号ML53612的Datasheet PDF文件第18页  
ML53612 –––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
tum 3 requirement of 255/day. During normal operation new holdover values are updated at 128ms  
intervals.  
To make an MTIE compliant reference switch, enable "Condition Master PLL reference", select the "Mas-  
ter PLL Reference", and configure the "Master PLL Mode " to normal.The master PLL will be locked to  
the selected reference.  
The following sequence will produce an MTIE-compliant reference switch:  
1. Change the "Master PLL Mode" from Normal to Holdover. The master PLL can also be configured to  
make this change automatically in the event of a master PLL error.  
2. Change the "Master PLL Reference Select" to the new reference, or change the reference source of  
CT_NETREF.  
3. Change the "Master PLL Mode" back to Normal.  
MTIE Specifications  
ML53612  
100 ns  
AT&T 62411 Stratum 3 and 4E  
1 µs  
MTIE during rearrangement  
Phase change slope  
81 ns / 1.326 ms  
81 ns / 1.326 ms  
4.10 Reference Master  
CT_NETREF_1 and CT_NETREF_2 can be independently configured to output a reference signal to the  
CT Bus selected from one of two local network reference inputs. The local network references can be  
passed through or divided by 192, 193, or 256.  
4.11 Local Clock and Frame Sync  
Two sets of local clock and frame sync are provided. A variety of clock frequencies, polarities, and fram-  
ing formats may be selected to allow "glue less" local port interfacing. Each set of local clock and frame  
sync may be configured separately. The frequency selection is independent of the local stream rate.  
4.12 Local Streams  
The local streams consist of up to two serial input ports and two serial output ports. The local streams  
can be configured to operate as two 2 Mbps streams, one 4 Mbps stream, or one-half of an 8 Mbps stream.  
Local Stream Time-Slot to Channel Mapping  
Local stream  
L_SI_0, L_SO_0  
L_SI_1, L_SO_1  
8 Mbps stream rate time-slot 63:0 4 Mbps stream rate time-slot 63:0 2 Mbps stream rate time-slot 31:0  
channel 63:0  
-
channel 63:0  
-
channel 31:0  
channel 63:32  
Note: When 8 Mbps stream rate is selected, time-slots 127:64 are not used.  
4.13 CT Bus Streams  
Connection to all 32 CT Bus streams is supported without restriction. The upper 16 streams run at 8  
Mbps while the lower 16 may be configured, in groups of four, to operate at 8 Mbps, 4 Mbps, or 2 Mbps.  
10  
Oki Semiconductor  
 复制成功!