NXP Semiconductors
PF4210
14-channel power management integrated circuit (PMIC) for audio/video applications
Symbol
Parameter
Min
Typ
Max
Unit
SLWRVGEN1
Turn on slew rate
mV/µs
10 % to 90 % of end value
1.75 V ≤ VIN1 ≤ 3.4 V, IGEN1 = 0.0 mA
VGEN1[3:0] = 0000 to 0111
VGEN1[3:0] = 1000 to 1111
—
—
—
—
12.5
16.5
GEN1tON
Turn on time
µs
Enable to 90 % of end value, VIN1 = 1.75 V,
3.4 V
60
—
500
IGEN1 = 0.0 mA
GEN1OSHT
Startup overshoot
%
%
VIN1 = 1.75 V, 3.4 V, IGEN1 = 0.0 mA
—
—
1.0
—
2.0
3.0
VGEN1LOTR
Transient load response
VIN1 = 1.75 V, 3.4 V
IGEN1 = 10 mA to 100 mA in 1.0 µs. Peak
of overshoot or undershoot of VGEN1 with
respect to final value
Peak of overshoot or undershoot of VGEN1
with respect to final value. See Figure 30
VGEN1LITR
Transient line response
IGEN1 = 75 mA
mV
VIN1INITIAL = 1.75 V to VIN1FINAL = 2.25 V
for VGEN1[3:0] = 0000 to 1101
—
5.0
8.0
VIN1INITIAL = VGEN1 + 0.3 V to VIN1FINAL
=
VGEN1 + 0.8 V for VGEN1[3:0] = 1110, 1111
See Figure 30
[1] The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from
the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the
regulator under test.
10.4.6.5.2 VGEN2
Table 101.ꢀVGEN2 electrical characteristics
All parameters are specified at TMIN to TMAX (see Table 4), VIN = 3.6 V, VIN1 = 3.0 V, VGEN2[3:0] = 1111, IGEN2 = 10 mA,
typical external component values, unless otherwise noted. Typical values are characterized at VIN = 3.6 V, VIN1 = 3.0 V,
VGEN2[3:0] = 1111, IGEN2 = 10 mA and 25 °C, unless otherwise noted.
Symbol
VGEN2
VIN1
Parameter
Min
Typ
Max
Unit
Operating input voltage
Nominal output voltage
Operating load current
1.75
—
—
3.40
—
V
VGEN2NOM
IGEN2
Table 90
—
V
0.0
250
mA
VGEN2 active mode - DC
VGEN2TOL
Output voltage tolerance
%
1.75 V < VIN1 < 3.4 V
0.0 mA < IGEN2 < 250 mA
VGEN2[3:0] = 0000 to 1111
−3.0
—
3.0
PF4210
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2018. All rights reserved.
Data sheet: technical data
Rev. 2.0 — 14 November 2018
91 / 137
NXP [ NXP ]
