NXP Semiconductors
PF4210
14-channel power management integrated circuit (PMIC) for audio/video applications
VINx
V
REF
VINx
VGENxEN
VGENxLPWR
VGENx
VGENx
2
I C
INTERFACE
C
GENx
VGENx
DISCHARGE
aaa-026498
Figure 29.ꢀGeneral LDO block diagram
10.4.6.1 Transient response waveforms
Idealized stimulus and response waveforms for transient line and transient load tests
are depicted in Figure 30. Note that the transient line and load response refers to the
overshoot, or undershoot only, excluding the DC shift.
I
I
L = MAX
I
I
/10
L = MAX
overshoot
I
MAX
I
V
OUT
LOAD
I
/10
MAX
1.0 µs
1.0 µs
undershoot
V
transient load reponse
OUT
Transient load stimulus
V
INx_FINAL
V
INx_INITIAL
overshoot
V
INx_INITIAL
V
V
OUT
INx
V
INx_FINAL
10 µs
10 µs
undershoot
V
transient line reponse
OUT
Transient line stimulus
aaa-026499
Figure 30.ꢀTransient waveforms
10.4.6.2 Short-circuit protection
All general purpose LDOs have short-circuit protection capability. The Short-Circuit
Protection (SCP) system includes debounced fault condition detection, regulator
shutdown, and processor interrupt generation, to contain failures and minimize the
chance of product damage. If a short-circuit condition is detected, the LDO is disabled
by resetting its VGENxEN bit, while at the same time, an interrupt VGENxFAULTI is
generated to flag the fault to the system processor. The VGENxFAULTI interrupt is
maskable through the VGENxFAULTM mask bit.
PF4210
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2018. All rights reserved.
Data sheet: technical data
Rev. 2.0 — 14 November 2018
85 / 137
NXP [ NXP ]
