NXP Semiconductors
FXPS7115D4
Digital absolute pressure sensor, 40 kPa to 115 kPa
Table 41.ꢀDEVSTAT3 - device status register (address 04h) bit description
Bit
Symbol
Description
7
MISO_ERR
In SPI mode, the MISO data mismatch flag is set when a MISO Data mismatch fault
occurs. The MISO_ERROR bit is cleared by a read of the DEVSTAT3 register through any
communication interface, or by a status transmission including the error status through the
SPI.
0 — No error detected
1 — MISO data mismatch
6
OSCTRAIN_ERR
The oscillator training error bit is set if an error detected in either the oscillator training
settings, or the master communication timing. Once the error condition is corrected, the
OSCTRAIN_ERR bit is cleared after a read of the OSCTRAIN_ERR bit through any
communication interface, or by a status transmission including the error status through any
communication interface.
0 — No error detected
1 — Oscillator training error
7.7.3 TEMPERATURE - temperature register (address 0Eh)
The temperature register is a read-only register that provides a temperature value for the
IC. The temperature value is specified in the temperature sensor signal chain section of
Table 101.
Note: The device is only guaranteed to operate within the temperature limits specified in
Section 10 "Static characteristics ".
Table 42.ꢀTEMPERATURE - temperature register (address 0Eh) bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
Reset
Access
TEMP[7:0]
0
0
0
0
0
0
0
0
R
R
R
R
R
R
R
R
7.7.4 DEVLOCK_WR - lock register writes register (address 10h)
The lock register writes register is a read/write register that contains the ENDINIT bit and
reset control bits.
Table 43.ꢀDEVLOCK_WR - lock register writes register (address 10h) bit allocation
Bit
7
ENDINIT
0
6
reserved
0
5
reserved
0
4
reserved
0
3
2
reserved
0
1
0
Symbol
Factory default
Access
SUP_ERR_DIS
RESET[1:0]
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
FXPS7115D4
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2019. All rights reserved.
Product data sheet
Rev. 3 — 5 December 2019
35 / 72
NXP [ NXP ]
