欢迎访问ic37.com |
会员登录 免费注册
发布采购

F87EHHD 参数 Datasheet PDF下载

F87EHHD图片预览
型号: F87EHHD
PDF下载: 下载PDF文件 查看货源
内容描述: [FXTH87E, Family of Tire Pressure Monitor Sensors]
分类和应用:
文件页数/大小: 183 页 / 1700 K
品牌: NXP [ NXP ]
 浏览型号F87EHHD的Datasheet PDF文件第46页浏览型号F87EHHD的Datasheet PDF文件第47页浏览型号F87EHHD的Datasheet PDF文件第48页浏览型号F87EHHD的Datasheet PDF文件第49页浏览型号F87EHHD的Datasheet PDF文件第51页浏览型号F87EHHD的Datasheet PDF文件第52页浏览型号F87EHHD的Datasheet PDF文件第53页浏览型号F87EHHD的Datasheet PDF文件第54页  
NXP Semiconductors  
FXTH87E  
FXTH87E, Family of Tire Pressure Monitor Sensors  
Field  
Description  
Low-Voltage Warning Voltage Select — The LVWV bit selects the LVW trip point voltage (VLVW).  
0ꢀLow-trip point selected (VLVW = VLVDL  
1ꢀHigh-trip point selected (VLVW = VLVDH  
4
)
LVWV  
)
3:0  
Reserved Bits — These bits are reserved should not be altered by the user. Any read returns a logical zero.  
Reserved  
7.11.7 Free-Running Counter (FRC)  
For additional information on the FRC, see Section 12.8 "Free-Running Counter (FRC)".  
Once enabled, the FRC continues to increment (and subsequently rolls over) in RUN,  
STOP4, STOP3, and STOP1 modes, unless halted as defined below.  
Table 49.ꢀPMCT register (address $180B)  
Bit  
R
7
6
5
4
3
2
1
0
FRC_  
EN_HALT  
W
FRC_CLR  
0
FPAGE  
0
Reset  
0
= Reserved  
Table 50.ꢀPMCT register field descriptions  
Field  
Description  
FRC_CLR — Write-only, free-running counter clear control bit  
0ꢀNo action taken.  
7
1ꢀClears the counter value, for example, resets to 0x0000 (may also start at 0x0001 due to the inbound  
clock incrementing the counter on both rising and falling edges to achieve ~2 kHz from the 1 kHz LFO  
source).  
FRC_CLR  
FRC_EN_HALT— Read/Write, free-running-counter enable(d) / halt(ed) control bit  
0ꢀFree-running-counter is halted in place.  
5
FRC_  
EN_HALT  
1ꢀFree-running-counter is released and begins/continues to increment.  
FPAGE — Write-only, free-running-counter control access bit  
0ꢀAddresses $1808 and $1809 revert to the PMCRSC and PMCSC1 registers and the FRC remains  
functioning as last controlled while FPAGE had been 1.  
0
FPAGE  
1ꢀPMCT bits 7 and 5 functions as described above, and addresses $1808 and $1809 become the FRC_  
TIMER[15:0] result registers holding the 16-bit free-running-counter value.  
Table 51.ꢀFRC_TIMER register, MSbyte and LSbyte (address $1808 and $1809)  
Bit  
R
7
6
5
4
3
2
1
0
FRC_TIMER[15:8]  
W
Reset  
0
0
0
0
0
0
0
0
FXTH87ERM  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2019. All rights reserved.  
Reference manual  
Rev. 5.0 — 4 February 2019  
50 / 183  
 
 
 
 
 复制成功!