NXP Semiconductors
FXTH87E
FXTH87E, Family of Tire Pressure Monitor Sensors
Table 46.ꢀSPMSC2 register field descriptions
Field
Description
7:5
Reserved Bits — These bits are reserved should not be altered by the user. Any read returns a logical zero.
Reserved
Power Down Flag — This read-only status bit indicates the MCU has recovered from STOP1 mode.
0ꢀMCU has not recovered from STOP1 mode
4
PDF
1ꢀMCU recovered from STOP1 mode
3
Reserved Bit — This bit is reserved should not be altered by the user. Any read returns a logical zero.
Partial Power Down Acknowledge — Writing a logic 1 to PPDACK clears the PDF bit.
Reserved
2
PPDACK
Power Down Control — The PDC bit controls entry into the power down (STOP1) mode
0ꢀPower down mode are disabled
1
PDC
1ꢀPower down mode are enabled
0
Reserved Bit — This bit is reserved should not be altered by the user. Any read returns a logical zero. Any
write should be a logical zero.
Reserved
7.11.6 System Power Management Status and Control 3 Register (SPMSC3)
Table 47.ꢀSystem power management status and control 3 register (SPMSC3) (address $180C)
Bit
R
7
6
0
5
4
3
2
1
0
LVWF
0
0
0
0
LVDV
LVWV
W
LVWACK
Power-
on reset
0[1]
0[1]
0[1]
0
0
0
0
U
U
0
U
U
0
0
0
0
0
0
0
0
0
0
0
0
LVD reset
Any other
reset
= Reserved
U = Unaffected by reset
[1] LVWF will be set in the case when VSupply transitions below the trip point or after reset and VSupply is already below VLVW
.
Table 48.ꢀSPMSC3 register field descriptions
Field
Description
Low-Voltage Warning Flag — The LVWF bit indicates the low voltage warning status.
0ꢀLow-voltage warning not present
7
LVWF
1ꢀLow-voltage warning is present or was present
6
Low-Voltage Warning Acknowledge — The LVWF bit indicates the low voltage warning status.
Writing a logic 1 to LVWACK clears LVWF to a logic 0 if a low voltage warning is not present.
LVWACK
Low-Voltage Detect Voltage Select — The LVDV bit selects the LVD trip point voltage (VLVD).
5
0ꢀLow-trip point selected (VLVD = VLVDL
)
LVDV
1ꢀHigh-trip point selected (VLVD = VLVDH
)
FXTH87ERM
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2019. All rights reserved.
Reference manual
Rev. 5.0 — 4 February 2019
49 / 183
NXP [ NXP ]
