欢迎访问ic37.com |
会员登录 免费注册
发布采购

F87EHHD 参数 Datasheet PDF下载

F87EHHD图片预览
型号: F87EHHD
PDF下载: 下载PDF文件 查看货源
内容描述: [FXTH87E, Family of Tire Pressure Monitor Sensors]
分类和应用:
文件页数/大小: 183 页 / 1700 K
品牌: NXP [ NXP ]
 浏览型号F87EHHD的Datasheet PDF文件第39页浏览型号F87EHHD的Datasheet PDF文件第40页浏览型号F87EHHD的Datasheet PDF文件第41页浏览型号F87EHHD的Datasheet PDF文件第42页浏览型号F87EHHD的Datasheet PDF文件第44页浏览型号F87EHHD的Datasheet PDF文件第45页浏览型号F87EHHD的Datasheet PDF文件第46页浏览型号F87EHHD的Datasheet PDF文件第47页  
NXP Semiconductors  
FXTH87E  
FXTH87E, Family of Tire Pressure Monitor Sensors  
from all low power modes. The LFO is always active and cannot be powered off by any  
software control. The control bits for the RTI are shown in Table 34.  
Note: Regarding wake-up from Stop1, the reset vector is accessed, taking precedence  
over the interrupt vector.  
Table 34.ꢀRTI Status/Control register (SRTISC) (address $1808)  
Bit  
R
7
6
5
4
3
2
1
0
RTIF  
0
RTICLKS  
RTIE  
0
RTIS[2:0]  
W
RTIACK  
Reset  
POR  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
= Reserved  
Table 35.ꢀSRTISC register field descriptions  
Field  
Description  
RTI Interrupt Flag — The RTIF bit indicates when a wakeup interrupt has been generated by the RTI if  
configured from Run or STOP4 modes. Writing a zero to this bit has no effect. Reset or exit from STOP1  
clears this bit.  
7
RTIF  
0ꢀWakeup interrupt not generated or was previously acknowledged.  
1ꢀWakeup interrupt generated.  
Acknowledge RTIF Interrupt Flag — The RTIACK bit clears the RTIF bit if written with a one. Writing a zero  
to the RTIACK bit has no effect on the RTIF bit. Reading the RTIACK bit returns a zero. Reset has no effect  
on this bit.  
6
RTIACK  
0ꢀNo effect.  
1ꢀClear RTIF bit.  
RTI Interrupt Clock Select — This read-write bit selects the clock source for the real-time interrupt request  
0ꢀReal-time interrupt request clock source is the LFO.  
5
RTICLKS  
1ꢀReal-time interrupt request clock source is the HFO (MCU must be in the RUN mode).  
RTIF Interrupt Enable — The RTIE bit enables RTI interrupts if written with a one. Reset clears this bit.  
4
0ꢀDisable RTI interrupts.  
1ꢀEnable RTI interrupts.  
RTIE  
3
Unused  
Unused  
2:0  
RTI Interrupt Delay Selects — The RTIS[2:0] bits select the timing of the RTI interrupts as given in Table 36.  
Reset clears these bits.  
RTIS[2:0]  
Table 36.ꢀReal-time interrupt period  
Delay Timing (ms)  
RTIS2  
RTIS1  
RTIS0  
(Dependent on 1-kHz LFO)  
0
0
0
0
0
1
0
1
0
OFF  
2
4
FXTH87ERM  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2019. All rights reserved.  
Reference manual  
Rev. 5.0 — 4 February 2019  
43 / 183  
 
 
 
 复制成功!