欢迎访问ic37.com |
会员登录 免费注册
发布采购

COP8AME9EMW8 参数 Datasheet PDF下载

COP8AME9EMW8图片预览
型号: COP8AME9EMW8
PDF下载: 下载PDF文件 查看货源
内容描述: 8位CMOS闪存微控制器,具有8K内存,双通道运算放大器,虚拟EEROM ,温度传感器, 10位A / D和掉电复位 [8-Bit CMOS Flash Microcontroller with 8k Memory, Dual Op Amps, Virtual EEROM, Temperature Sensor,10-Bit A/D and Brownout Reset]
分类和应用: 闪存传感器温度传感器微控制器和处理器外围集成电路运算放大器光电二极管时钟
文件页数/大小: 83 页 / 908 K
品牌: NSC [ National Semiconductor ]
 浏览型号COP8AME9EMW8的Datasheet PDF文件第35页浏览型号COP8AME9EMW8的Datasheet PDF文件第36页浏览型号COP8AME9EMW8的Datasheet PDF文件第37页浏览型号COP8AME9EMW8的Datasheet PDF文件第38页浏览型号COP8AME9EMW8的Datasheet PDF文件第40页浏览型号COP8AME9EMW8的Datasheet PDF文件第41页浏览型号COP8AME9EMW8的Datasheet PDF文件第42页浏览型号COP8AME9EMW8的Datasheet PDF文件第43页  
13.4.1.3 HALT Exit Using Reset  
13.0 Power Saving Features  
A device Reset, which is invoked by a low-level signal on the  
RESET input pin, takes the device out of the Dual Clock  
mode and puts it into the High Speed mode.  
(Continued)  
IDLE mode. The NOP’s are placed either at the beginning of  
the IDLE Timer interrupt routine or immediately following the  
“enter IDLE mode” instruction.  
13.4.1.4 HALT Exit Using Multi-Input Wake-up  
For more information on the IDLE Timer and its associated  
interrupt, see the description in section Section 12.1 TIMER  
T0 (IDLE TIMER).  
The device can be brought out of the HALT mode by a  
transition received on one of the available Wake-up pins.  
The pins used and the types of transitions sensed on the  
Multi-input pins are software programmable. For information  
on programming and using the Multi-Input Wake-up feature,  
refer to Section 13.6 MULTI-INPUT WAKE-UP.  
13.4 DUAL CLOCK MODE OPERATION  
This mode of operation allows for high speed operation of  
the Core clock and low speed operation of the Idle Timer.  
This mode can be entered from either the High Speed mode  
or the Low Speed mode.  
A start-up delay is required between the device wake-up and  
the execution of program instructions. The start-up delay is  
mandatory, and is implemented whether or not the CLKDLY  
bit is set. This is because all crystal oscillators and resona-  
tors require some time to reach a stable frequency and full  
operating amplitude.  
To enter from the High Speed mode, the following sequence  
must be followed:  
1. Software sets the LSON bit to 1.  
If the start-up delay is used, the IDLE Timer (Timer T0)  
provides a fixed delay from the time the clock is enabled to  
the time the program execution begins. Upon exit from the  
HALT mode, the IDLE Timer is enabled with a starting value  
of 256 and is decremented with each instruction cycle using  
the high speed clock. (The instruction clock runs at one-fifth  
the frequency of the high speed oscillatory.) An internal  
Schmitt trigger connected to the on-chip CKI inverter en-  
sures that the IDLE Timer is clocked only when the high  
speed oscillator has a large enough amplitude. (The Schmitt  
trigger is not part of the oscillator closed loop.) When the  
IDLE Timer underflows, the clock signals are enabled on the  
chip, allowing program execution to proceed. Thus, the delay  
is equal to 256 instruction cycles. After exiting HALT, the Idle  
Timer will return to being clocked by the low speed clock.  
2. Software waits until the low speed oscillator has stabi-  
lized. See Table 3.  
3. Software sets the DCEN bit to 1.  
To enter from the Low Speed mode, the following sequence  
must be followed:  
1. Software sets the HSON bit to 1.  
2. Software waits until the high speed oscillator has stabi-  
lized. See Table 3, Startup Times.  
3. Software clears the CCKSEL bit to 0.  
13.4.1 Dual Clock HALT Mode  
The fully static architecture of this device allows the state of  
the microcontroller to be frozen. This is accomplished by  
stopping the high speed clock of the device during the HALT  
mode. The processor can be forced to exit the HALT mode  
and resume normal operation at any time. The low speed  
clock remains on during HALT in the Dual Clock mode.  
Note: To ensure accurate operation upon start-up of the  
device using Multi-input Wake-up, the instruction in the ap-  
plication program used for entering the HALT mode should  
be followed by two consecutive NOP (no-operation) instruc-  
tions.  
During normal operation, the actual power consumption de-  
pends heavily on the clock speed and operating voltage  
used in an application and is shown in the Electrical Speci-  
fications. In the HALT mode, the device only draws a small  
leakage current, plus current for the BOR feature, plus the  
32 kHz oscillator current, plus any current necessary for  
driving the outputs. Since total power consumption is af-  
fected by the amount of current required to drive the outputs,  
all I/Os should be configured to draw minimal current prior to  
entering the HALT mode, if possible.  
13.4.1.5 Options  
This device has two options associated with the HALT mode.  
The first option enables the HALT mode feature, while the  
second option disables HALT mode operation. Selecting the  
disable HALT mode option will cause the microcontroller to  
ignore any attempts to HALT the device under software  
control. See Section 10.5 OPTION REGISTER for more  
details on this option bit.  
13.4.1.1 Entering The Dual Clock Halt Mode  
13.4.2 Dual Clock Idle Mode  
The device enters the HALT mode under software control  
when the Port G data register bit 7 is set to 1. All processor  
action stops in the middle of the next instruction cycle, and  
power consumption is reduced to a very low level. In order to  
expedite exit from HALT, the low speed oscillator is left  
running when the device is Halted in the Dual Clock mode.  
However, the Idle Timer will not be clocked.  
In the IDLE mode, program execution stops and power  
consumption is reduced to a very low level as with the HALT  
mode. However, both oscillators, IDLE Timer (Timer T0), T2  
timer (T2HS = 1, T2IDLE = 1), and Clock Monitor continue to  
operate, allowing real time to be maintained. The Idle Timer  
is clocked by the low speed clock. The device remains idle  
for a selected amount of time up to 1 second, and then  
automatically exits the IDLE mode and returns to normal  
program execution using the high speed clock.  
13.4.1.2 Exiting The Dual Clock Halt Mode  
When the HALT mode is entered by setting bit 7 of the Port  
G data register, there is a choice of methods for exiting the  
HALT mode: a chip Reset using the RESET pin or a Multi-  
Input Wake-up. The Reset method and Multi-Input Wake-up  
method can be used with any clock option.  
The device is placed in the IDLE mode under software  
control by setting the IDLE bit (bit 6 of the Port G data  
register).  
The IDLE Timer window is selectable from one of five values,  
0.125 seconds, 0.25 seconds, 0.5 seconds, 2 second and  
2 seconds. Selection of this value is made through the ITMR  
register.  
39  
www.national.com