欢迎访问ic37.com |
会员登录 免费注册
发布采购

M30610ECFP 参数 Datasheet PDF下载

M30610ECFP图片预览
型号: M30610ECFP
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片16位CMOS微机 [SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER]
分类和应用: 计算机
文件页数/大小: 197 页 / 2650 K
品牌: MITSUBISHI [ Mitsubishi Group ]
 浏览型号M30610ECFP的Datasheet PDF文件第22页浏览型号M30610ECFP的Datasheet PDF文件第23页浏览型号M30610ECFP的Datasheet PDF文件第24页浏览型号M30610ECFP的Datasheet PDF文件第25页浏览型号M30610ECFP的Datasheet PDF文件第27页浏览型号M30610ECFP的Datasheet PDF文件第28页浏览型号M30610ECFP的Datasheet PDF文件第29页浏览型号M30610ECFP的Datasheet PDF文件第30页  
Mitsubishi microcomputers  
M16C / 61 Group  
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER  
Bus Control  
(5) The _R__D___Y__ signal  
________  
RDY is a signal that facilitates access to an external device that requires long access time. As shown in  
________  
Figure 1.11.3, if an “L” is being input to the RDY at the BCLK falling edge, the bus turns to the wait state.  
________  
If an “H” is being input to the RDY pin at the BCLK falling edge, the bus cancels the wait state. Table  
1.11.4 shows the state of the microcomputer with the bus in the wait state, and Figure 1.11.3 shows an  
____  
________  
example in which the RD signal is prolonged by the RDY signal.  
________  
The RDY signal is valid when accessing the external area during the bus cycle in which bits 4 to 7 of the  
________  
chip select control register (address 000816) are set to “0”. The RDY signal is invalid when setting “1” to all  
________  
bits 4 to 7 of the chip select control register (address 000816), but the RDY pin should be treated as  
properly as in non-using.  
Table 1.11.4. Microcomputer status in ready state (Note)  
Item  
Status  
Oscillation  
On  
___  
_____  
________  
R/W signal, address bus, data bus, CS  
Maintain status when RDY signal received  
__________  
ALE signal, HLDA, programmable I/O ports  
Internal peripheral circuits  
On  
________  
Note: The RDY signal cannot be received immediately prior to a software wait.  
In an instance of separate bus  
BCLK  
RD  
CS  
i
(i=0 to 3)  
RDY  
tsu(RDY - BCLK)  
Accept timing of RDY signal  
In an instance of multiplexed bus  
BCLK  
RD  
CS  
i
(i=0 to 3)  
RDY  
tsu(RDY - BCLK)  
Accept timing of RDY signal  
: Wait using RDY signal  
: Wait using software  
_____  
________  
Figure 1.11.3. Example of RD signal extended by RDY signal  
26  
 复制成功!