欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT91L60AS 参数 Datasheet PDF下载

MT91L60AS图片预览
型号: MT91L60AS
PDF下载: 下载PDF文件 查看货源
内容描述: ISO2 - CMOS 3伏多功能的编解码器( MFC) [ISO2-CMOS 3 Volt Multi-Featured Codec (MFC)]
分类和应用: 解码器编解码器电信集成电路光电二极管PC
文件页数/大小: 20 页 / 169 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT91L60AS的Datasheet PDF文件第1页浏览型号MT91L60AS的Datasheet PDF文件第2页浏览型号MT91L60AS的Datasheet PDF文件第3页浏览型号MT91L60AS的Datasheet PDF文件第5页浏览型号MT91L60AS的Datasheet PDF文件第6页浏览型号MT91L60AS的Datasheet PDF文件第7页浏览型号MT91L60AS的Datasheet PDF文件第8页浏览型号MT91L60AS的Datasheet PDF文件第9页  
MT91L60
Overview
The 3V Multi-featured Codec (MFC) features
complete
Analog/Digital
and
Digital/Analog
conversion of audio signals (Filter/Codec) and an
analog interface to a standard handset transmitter
and receiver (Transducer Interface). The receiver
amplifier is capable of driving a 300 ohm load.
Each of the programmable parameters within the
functional blocks is accessed through a serial
microcontroller port compatible with Intel MCS-51
®
,
Motorola SPI
®
and National Semiconductor
Microwire
®
specifications. These parameters include:
gain control, power down, mute, B-Channel select
(ST-BUS mode), C&D channel control/access, law
control, digital interface programming and loopback.
Optionally the device may be used in a controllerless
mode utilizing the power-on default settings.
Advance Information
wide dynamic range from a single 5 volt supply
design. This fully differential architecture is
continued into the Transducer Interface section to
provide full chip realization of these capabilities for
the handset functions.
A reference voltage (V
Ref
), for the conversion
requirements of the Codec section, and a bias
voltage (V
Bias
), for biasing the internal analog
sections, are both generated on-chip. V
Bias
is also
brought to an external pin so that it may be used for
biasing external gain setting amplifiers. A 0.1µF
capacitor must be connected from V
Bias
to analog
ground at all times. Likewise, although V
Ref
may only
be used internally, a 0.1µF capacitor from the V
Ref
pin to ground is required at all times. The analog
ground reference point for these two capacitors must
be physically the same point. To facilitate this the
V
Ref
and V
Bias
pins are situated on adjacent pins.
The transmit filter is designed to meet ITU-T G.714
specifications. The nominal gain for this filter is 0 dB
(gain control = 0 dB). Gain control allows the output
signal to be increased up to 7 dB. An anti-aliasing
filter is included. This is a second order lowpass
implementation with a corner frequency at 25 kHz.
The receive filter is designed to meet ITU-T G.714
specifications. The nominal gain for this filter is 0 dB
(gain control = 0dB). Gain control allows the output
signal to be attenuated up to 7 dB. Filter response is
peaked to compensate for the sinx/x attenuation
caused by the 8 kHz sampling rate.
Side-tone is derived from the input of the Tx filter and
is not subject to the gain control of the Tx filter
section. Side-tone is summed into the receive
handset transducer driver path after the Rx filter gain
control section so that Rx gain adjustment will not
affect side-tone levels. The side-tone path may be
enabled/disabled with the gain control bits located in
Gain Control Register 2 (address 01h).
Transmit and receive filter gains are controlled by the
TxFG
0
-TxFG
2
and RxFG
0
-RxFG
2
control bits,
respectively. These are located in Gain Control
Register 1 (address 00h). Transmit filter gain is
adjustable from 0 dB to +7 dB and receive filter gain
from 0dB to -7 dB, both in 1 dB increments.
Side-tone filter gain is controlled by the STG
0
-STG
2
control bits located in Gain Control Register 2
(address 01h). Side-tone gain is adjustable from
-9.96 dB to +9.96 dB in 3.32 dB increments.
Functional Description
Filter/Codec
The Filter/Codec block implements conversion of the
analog 0-3.3 kHz speech signals to/from the digital
domain compatible with 64 kb/s PCM B-Channels.
Selection of companding curves and digital code
assignment are programmable. These are ITU-T
G.711 A-law or
µ-Law,
with true-sign/ Alternate Digit
Inversion or true-sign/Inverted Magnitude coding,
respectively. Optionally, sign- magnitude coding may
also be selected for proprietary applications.
The Filter/Codec block also implements transmit and
receive audio path gains in the analog domain. A
programmable gain, voice side-tone path is also
included to provide proportional transmit speech
feedback to the handset receiver. This side tone path
feature is disabled by default. Figure 3 depicts the
nominal half-channel and side-tone gains for the
MT91L60.
In the event of PWRST, the MT91L60 defaults such
that the side-tone path is off, all programmable gains
are set to 0dB and ITU-T
µ-Law
is selected. Further,
the digital port is set to SSI mode operation at 2048
kb/s and the FDI and driver sections are powered up.
(See Microport section.)
The internal architecture is fully differential to provide
the best possible noise rejection as well as to allow a
Intel® and MCS-51® are registered trademarks of Intel Corporation
Motorola® and SPI® are registered trademarks of Motorola Corporation
National® and Microwire® are trademarks of National Semiconductor Corporation
7-110