欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT9076 参数 Datasheet PDF下载

MT9076图片预览
型号: MT9076
PDF下载: 下载PDF文件 查看货源
内容描述: T1 / E1 / J1 3.3V单芯片收发器 [T1/E1/J1 3.3V Single Chip Transceiver]
分类和应用:
文件页数/大小: 160 页 / 413 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT9076的Datasheet PDF文件第115页浏览型号MT9076的Datasheet PDF文件第116页浏览型号MT9076的Datasheet PDF文件第117页浏览型号MT9076的Datasheet PDF文件第118页浏览型号MT9076的Datasheet PDF文件第120页浏览型号MT9076的Datasheet PDF文件第121页浏览型号MT9076的Datasheet PDF文件第122页浏览型号MT9076的Datasheet PDF文件第123页  
Preliminary Information  
MT9076  
Bit  
Name  
Functional Description  
7-4 RMAI1-4 Receive Multiframe Alignment Bits One to Four. These bits are received on the PCM  
30 2048 kbit/sec. link in bit positions one to four of time slot 16 of frame zero of every  
signaling multiframe. These bit should be 0000 for proper signaling multiframe alignment.  
3
X1  
Receive Spare Bit X1. This bit is received on the PCM 30 2048 kbit/sec. link in bit position  
five of time slot 16 of frame zero of every signaling multiframe.  
2
Y
Receive Y-bit. This bit is received on the PCM 30 2048 kbit/sec. link in bit position six of  
time slot 16 of frame zero of every signaling multiframe. The Y bit may indicate loss of  
multiframe alignment at the remote end (1 -loss of multiframe alignment; 0 - multiframe  
alignment acquired).  
1-0  
X2, X3 Receive Spare Bits X2 and X3. These bits are received on the PCM 30 2048 kbit/sec. link  
in bit positions seven and eight respectively, of time slot 16 of frame zero of every  
signaling multiframe.  
Table 127 - Receive Multiframe Alignment Signal  
(Page 3, Address 19H) (E1)  
Bit  
Name  
Functional Description  
7
Sa5  
Sa 5 Bit. The Sa5 bit is latched and reported here upon receipt of the eighth of  
consecutive instance of a new Sa6 nibble.  
6
5
CSa6nibble Changed Sa6 Nibble. This bit changes state upon detection of a change of state of  
incoming Sa6 nibbles.  
C8Sa6  
CSa6  
Changed Eight Sa6 Bit. This bit toggles upon receipt of the eighth of consecutive  
instance of a new Sa6 nibble.  
4
Changed Sa6 Bit. This bit toggles in the event of a change of state in the received Sa6  
bit.  
3 - 0  
RxSa 3-0 Receive Sa Nibble Three to Zero. This register contains the contents of the last Sa6  
nibble received. It is updated upon receipt of the eighth of consecutive instance of a  
new Sa6 nibble.  
Table 128 - Sa Bits Report Word  
(Page 3, Address 1AH) (E1)  
115  
 复制成功!