欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT9076AP 参数 Datasheet PDF下载

MT9076AP图片预览
型号: MT9076AP
PDF下载: 下载PDF文件 查看货源
内容描述: T1 / E1 / J1 3.3V单芯片收发器 [T1/E1/J1 3.3V Single Chip Transceiver]
分类和应用: 电信集成电路
文件页数/大小: 160 页 / 413 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT9076AP的Datasheet PDF文件第61页浏览型号MT9076AP的Datasheet PDF文件第62页浏览型号MT9076AP的Datasheet PDF文件第63页浏览型号MT9076AP的Datasheet PDF文件第64页浏览型号MT9076AP的Datasheet PDF文件第66页浏览型号MT9076AP的Datasheet PDF文件第67页浏览型号MT9076AP的Datasheet PDF文件第68页浏览型号MT9076AP的Datasheet PDF文件第69页  
Preliminary Information  
MT9076  
Bit  
Name  
Functional Description  
7
EDL  
Enable Data Link. Setting this bit multiplexes the serial stream clocked in on pin TxDL into  
the FDL bit position (ESF mode) or the Fs position (D4 mode).  
6
BIOMEn Bit Oriented Messaging Enable. Setting this bit enables transmission of bit - oriented  
messages on the ESF facility data link. The actual message transmit at any one time is  
contained in the BIOMTx register (page 1, address 13H). The receive bit - oriented message  
register is always active, although the interrupt associated with it may be masked.  
5
4
EXZ  
Excess Zeros. Setting this bit causes each occurance of received excess zeros to increment  
the Line Code Violation Counter. Excess zeros are defined as 8 or more successive zeros for  
B8ZS encoded data, or 16 or more successive zeros for non-B8ZS encoded data.  
TxPDVS Transmit Pulse Density Violation Screen. Setting this bit causes ones to be injected into  
the transmit data in the event that a violation of the ones density requirement is detected in  
the outgoing data.  
3
2
TxSYNC Transmit Synchronization. Setting this bit causes the transmit multiframe boundary to be  
internally synchronized to the incoming Sbits on DSTi channel 31 bit 0.  
TRSP  
Transparent Mode. Setting this bit causes unframed data to be transmit from DSTi channels  
0 to 23 and channel 31 bit 7 to be transmit transparently onto the DS1 line. Unframed data  
received from the DS1 line is piped out on DSTo channels 0 to 23 and channel 31 bit 0.  
1
0
JTS  
Japan Telecom Synchronization. Setting this bit forces the inclusion of Sbits in the CRC-6  
calculation.  
H1R64  
HDLC Rate Select. Setting this pin high while an HDLC is activated on a timeslot enables 64  
Kb/s operation. Setting this pin low while an HDLC is activated enables 56 Kb/s operation (this  
prevents data corruption due to forced bit stuffing).  
Table 23 - Data Link Control Word (T1)  
(Page 1, Address 12H)  
Bit  
Name  
Functional Description  
7 - 0 BIOMTx7-0 Transmit Bit Oriented Message. The contents of this register are concatenated with a  
sequence of eight 1’s and continuously transmit in the FDL bit position of ESF trunks.  
Normally the leading bit (bit 7) and last bit (bit 0) of this register are set to zero.  
Table 24 - Transmit Bit Oriented Message (T1)  
(Page 1, Address 13H)  
61  
 复制成功!