欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT90220 参数 Datasheet PDF下载

MT90220图片预览
型号: MT90220
PDF下载: 下载PDF文件 查看货源
内容描述: 八IMA / UNI PHY设备 [Octal IMA/UNI PHY Device]
分类和应用:
文件页数/大小: 116 页 / 305 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT90220的Datasheet PDF文件第70页浏览型号MT90220的Datasheet PDF文件第71页浏览型号MT90220的Datasheet PDF文件第72页浏览型号MT90220的Datasheet PDF文件第73页浏览型号MT90220的Datasheet PDF文件第75页浏览型号MT90220的Datasheet PDF文件第76页浏览型号MT90220的Datasheet PDF文件第77页浏览型号MT90220的Datasheet PDF文件第78页  
MT90220  
Address (Hex):  
Direct access  
Reset Value (Hex):  
29F  
00  
Bit #  
Type  
Description  
7:0  
R/W  
Each bit reports the recombination status for a link. A 1 means that the recombination is  
enabled. The bit 7 reports for link 7 and so on so forth. Do not write to this register.  
Table 78 - Enable Recombination Status  
Address (Hex):  
Direct access  
Reset Value (Hex):  
188 - 18B  
1 register per IMA Group  
00  
Bit #  
Type  
Description  
7
6:4  
3
R
R
Unused. Read 0.  
Reserved.  
R/W  
When set to 1, it enables the automatic selection of the Reference link for the Group.  
When 0, the link specified in bits 2-0 is used as the reference link.  
2:0  
R/W  
These 3 bits specify which physical link is to be used as the reference link for the IMA  
Group.  
Table 79 - RX Reference Link Control Registers  
Address (Hex):  
Direct access  
Reset Value (Hex):  
18C - 18F  
1 register per IMA Group  
05  
Bit #  
Type  
Description  
7:4  
3:0  
R
Unused. Read all 0s.  
R/W  
Defines the integration period for an IMA Group  
1111: Reserved. Do not use.  
21  
1110: 2 clock cycles  
20  
1101: 2 clock cycles  
19  
1100: 2 clock cycles (preferred value for E1)  
18  
1011: 2 clock cycles (preferred value for T1 - 24 channels)  
17  
1010: 2 clock cycles  
16  
1001: 2 clock cycles (preferred value for T1 - 23 channels)  
15  
1000: 2 clock cycles  
14  
0111: 2 clock cycles  
13  
0110: 2 clock cycles  
12  
0101: 2 clock cycles  
11  
0100: 2 clock cycles  
10  
0011: 2 clock cycles  
09  
0010: 2 clock cycles  
08  
0001: 2 clock cycles  
07  
0000: 2 clock cycles  
Table 80 - RX IDCR Integration Registers  
66  
 复制成功!