欢迎访问ic37.com |
会员登录 免费注册
发布采购

PC28F128G18FF 参数 Datasheet PDF下载

PC28F128G18FF图片预览
型号: PC28F128G18FF
PDF下载: 下载PDF文件 查看货源
内容描述: 128MB, 256MB,512MB ,1GB的StrataFlash存储器 [128Mb, 256Mb, 512Mb, 1Gb StrataFlash Memory]
分类和应用: 存储
文件页数/大小: 118 页 / 1154 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号PC28F128G18FF的Datasheet PDF文件第109页浏览型号PC28F128G18FF的Datasheet PDF文件第110页浏览型号PC28F128G18FF的Datasheet PDF文件第111页浏览型号PC28F128G18FF的Datasheet PDF文件第112页浏览型号PC28F128G18FF的Datasheet PDF文件第114页浏览型号PC28F128G18FF的Datasheet PDF文件第115页浏览型号PC28F128G18FF的Datasheet PDF文件第116页浏览型号PC28F128G18FF的Datasheet PDF文件第117页  
128Mb, 256Mb, 512Mb, 1Gb StrataFlash Memory  
AADM Mode  
Figure 54: AADM Asynchronous WRITE Cycle (Latching A[15:0] only)  
t
WHDX  
A[15:0]  
DQ[15:0]  
A/DQ[15:0]  
ADV#  
t
WHEH  
CE#  
OE#  
t
t
DVWH  
ELWL  
t
WHGL  
t
t
t
ELWL  
WLWH  
WHWL  
WE#  
t
BHWH  
WP#  
RST#  
t
PHWL  
1. Without latching A[MAX:16] in the WRITE cycle, the previously latched A[MAX:16] ap-  
plies.  
Note:  
Synchronous READ and WRITE Cycles  
Just as asynchronous bus cycles, synchronous bus cycles (RCR[15] = 0b) can have one or  
two address cycles. If the are two address cycles, the upper address must be latched first  
with OE# at VIL followed by the lower address with OE# at VIH. If there is only one ad-  
dress cycle, only the lower address will be latched and the previously latched upper ad-  
dress applies. For reads, sensing begins when the lower address is latched, but for syn-  
chronous reads, addresses are latched on a rising clock CLK instead of a rising ADV#  
edge.  
For synchronous bus cycles with two address cycles, it is not necessary to de-assert  
ADV# between the two address cycles. This allows both the upper and lower address to  
be latched in only two clock periods.  
Synchronous READ Cycles  
For synchronous READ operation, the specifications in the AADM Asynchronous and  
Latching Timings Table also apply.  
Table 57: AADM Synchronous Timings  
Target (104 MHz)  
Target (104 MHz)  
Max (ns)  
Symbol  
tCLK  
Min (ns)  
Notes  
9
tRISE/tFALL  
tAVCH  
tVLCH  
1.5  
6
3
3
tELCH  
3.5  
tCHQV  
tCHQX  
tCHAX  
7
2
5
5
PDF: 09005aef8448483a  
128_256_512_65nm_g18.pdf - Rev. F 8/11 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
113  
© 2011 Micron Technology, Inc. All rights reserved.