欢迎访问ic37.com |
会员登录 免费注册
发布采购

N25Q128A11B1241F 参数 Datasheet PDF下载

N25Q128A11B1241F图片预览
型号: N25Q128A11B1241F
PDF下载: 下载PDF文件 查看货源
内容描述: 128兆位, 1.8 V ,多个I / O , 4 KB的界别分组擦除引导扇区, XIP启用,串行闪存与108 MHz的SPI总线接口 [128-Mbit, 1.8 V, multiple I/O, 4-Kbyte subsector erase on boot sectors, XiP enabled, serial flash memory with 108 MHz SPI bus interface]
分类和应用: 闪存
文件页数/大小: 185 页 / 5874 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号N25Q128A11B1241F的Datasheet PDF文件第92页浏览型号N25Q128A11B1241F的Datasheet PDF文件第93页浏览型号N25Q128A11B1241F的Datasheet PDF文件第94页浏览型号N25Q128A11B1241F的Datasheet PDF文件第95页浏览型号N25Q128A11B1241F的Datasheet PDF文件第97页浏览型号N25Q128A11B1241F的Datasheet PDF文件第98页浏览型号N25Q128A11B1241F的Datasheet PDF文件第99页浏览型号N25Q128A11B1241F的Datasheet PDF文件第100页  
Instructions  
N25Q128 - 1.8 V  
Once a bit of the OTP memory has been programmed to '0', it can no longer be set to '1'.  
Therefore, as soon as bit 0 of byte 64 (control byte) is set to '0', the 64 bytes of the OTP  
memory array become read-only in a permanent way.  
Any Program OTP (POTP) instruction issued while an Erase, Program or Write cycle is in  
progress is rejected without having any effect on the cycle that is in progress.  
Figure 25. Program OTP instruction sequence  
S
C
0
1
2
3
4
5
6
7
8
9
10  
28 29 30 31 32 33 34 35 36 37 38 39  
Instruction  
24-bit address  
Data byte 1  
23 22 21  
MSB  
3
2
1
0
7
6
5
4
3
2
0
1
DQ0  
S
MSB  
40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55  
C
Data byte 2  
Data byte 3  
Data byte n  
7
6
5
4
3
2
0
7
6
5
4
3
2
0
7
6
5
4
3
2
0
1
1
1
DQ0  
MSB  
MSB  
MSB  
AI13575  
96/185  
 复制成功!