64Mb : x4, x8, x16
SDRAM
TRUTH TABLE 3 – CURRENT STATE BANK n , COMMAND TO BANK n
(Notes: 1-6; notes appear below and on next page)
CURRENT STATE CS# RAS# CAS# WE# COMMAND (ACTION)
NOTES
Any
Idle
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
X
H
L
X
H
H
L
L
H
L
L
H
L
L
H
H
L
L
H
H
X
H
H
H
L
L
H
L
L
H
L
L
L
H
L
L
L
COMMAND INHIBIT (NOP/Continue previous operation)
NO OPERATION (NOP/Continue previous operation)
ACTIVE (Select and activate row)
L
AUTO REFRESH
7
7
L
LOAD MODE REGISTER
L
PRECHARGE
11
10
10
8
H
H
L
READ (Select column and start READ burst)
WRITE (Select column and start WRITE burst)
PRECHARGE (Deactivate row in bank or banks)
READ (Select column and start new READ burst)
WRITE (Select column and start WRITE burst)
PRECHARGE (Truncate READ burst, start PRECHARGE)
BURST TERMINATE
Row Active
Read
(Auto
H
H
L
10
10
8
Precharge
Disabled)
Write
H
H
H
L
9
READ (Select column and start READ burst)
WRITE (Select column and start new WRITE burst)
PRECHARGE (Truncate WRITE burst, start PRECHARGE)
BURST TERMINATE
10
10
8
(Auto
Precharge
Disabled)
H
9
t
NOTE: 1. This table applies when CKE was HIGH and CKE is HIGH (see Truth Table 2) and after XSR has been
n-1
n
met (if the previous state was self refresh).
2. This table is bank-specific, except where noted; i.e., the current state is for a specific bank and the commands shown
are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
3. Current state definitions:
t
Idle: The bank has been precharged, and RP has been met.
t
Row Active: A row in the bank has been activated, and RCD has been met. No data bursts/accesses and
no register accesses are in progress.
Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated
or been terminated.
Writ e : A WRITE burst has been initiated, with auto precharge disabled, and has not yet termi-
nated or been terminated.
4. The following states must not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP
commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states.
Allowable commands to the other bank are determined by its current state and Truth Table 3, and according to Truth
Table 4.
t
t
Precharging: Starts with registration of a PRECHARGE command and ends when RP is met. Once RP is
met, the bank will be in the idle state.
t
t
Row Activating: Starts with registration of an ACTIVE command and ends when RCD is met. Once RCD is
met, the bank will be in the row active state.
Read w/Auto
Precharge Enabled: Starts with registration of a READ command with auto precharge enabled and ends when
t
t
RP has been met. Once RP is met, the bank will be in the idle state.
Write w/Auto
Precharge Enabled: Starts with registration of a WRITE command with auto precharge enabled and ends when
t
t
RP has been met. Once RP is met, the bank will be in the idle state.
(Continued on next page)
64Mb: x4, x8, x16 SDRAM
64MSDRAM_F.p65 – Rev. F; Pub. 1/03
Micron Technology, Inc., reservesthe right to change productsor specificationswithout notice.
©2003, Micron Technology, Inc.
28
MICRON [ MICRON TECHNOLOGY ]
