欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT41J256M4 参数 Datasheet PDF下载

MT41J256M4图片预览
型号: MT41J256M4
PDF下载: 下载PDF文件 查看货源
内容描述: DDR3 SDRAM MT41J256M4 â ????梅格32 ×4× 8银行MT41J128M8 â ????梅格16 ×8× 8银行MT41J64M16 â ???? 8梅格×16× 8银行 [DDR3 SDRAM MT41J256M4 – 32 Meg x 4 x 8 banks MT41J128M8 – 16 Meg x 8 x 8 banks MT41J64M16 – 8 Meg x 16 x 8 banks]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 214 页 / 2938 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号MT41J256M4的Datasheet PDF文件第192页浏览型号MT41J256M4的Datasheet PDF文件第193页浏览型号MT41J256M4的Datasheet PDF文件第194页浏览型号MT41J256M4的Datasheet PDF文件第195页浏览型号MT41J256M4的Datasheet PDF文件第197页浏览型号MT41J256M4的Datasheet PDF文件第198页浏览型号MT41J256M4的Datasheet PDF文件第199页浏览型号MT41J256M4的Datasheet PDF文件第200页  
1Gb: x4, x8, x16 DDR3 SDRAM  
Dynamic ODT  
• During DRAM operation without READ or WRITE commands, the termination is con-  
trolled.  
– Nominal termination strength RTT,nom is used.  
Termination on/off timing is controlled via the ODT ball and latencies ODTLon and  
ODTLoff.  
• When a WRITE command (WR, WRAP, WRS4, WRS8, WRAPS4, WRAPS8) is registered,  
and if dynamic ODT is enabled, the ODT termination is controlled.  
– A latency of ODTLcnw after the WRITE command: termination strength RTT,nom  
switches to RTT(WR)  
– A latency of ODTLcwn8 (for BL8, fixed or OTF) or ODTLcwn4 (for BC4, fixed or OTF)  
after the WRITE command: termination strength RTT(WR) switches back to RTT,nom  
.
– On/off termination timing is controlled via the ODT ball and determined by ODT-  
Lon, ODTLoff, ODTH4, and ODTH8.  
– During the tADC transition window, the value of RTT is undefined.  
ODT is constrained during writes and when dynamic ODT is enabled (see Table 86  
(page 196)). ODT timings listed in Table 84 (page 194) also apply to dynamic ODT  
mode.  
Table 86: Dynamic ODT Specific Parameters  
Definition for All  
Symbol  
Description  
Begins at  
Defined to  
DDR3 Speed Bins Unit  
ODTLcnw  
Change from RTT,nom to  
RTT(WR)  
Write registration RTT switched from RTT,nom  
to RTT(WR)  
WL - 2  
tCK  
tCK  
tCK  
tCK  
ODTLcwn4  
ODTLcwn8  
tADC  
Change from RTT(WR) to  
Write registration  
RTT switched from RTT(WR)  
to RTT,nom  
4tCK + ODTL off  
6tCK + ODTL off  
0.5tCK 0.2tCK  
R
TT,nom (BC4)  
Change from RTT(WR) to  
TT,nom (BL8)  
RTT change skew  
Write registration  
RTT switched from RTT(WR)  
to RTT,nom  
R
ODTLcnw completed RTT transition complete  
Table 87: Mode Registers for RTT,nom  
MR1 (RTT,nom  
)
M9  
0
M6  
0
M2  
0
RTT,nom (RZQ)  
Off  
RTT,nom (Ohm)  
RTT,nom Mode Restriction  
Off  
60  
n/a  
0
0
1
RZQ/4  
Self refresh  
0
1
0
RZQ/2  
120  
0
1
1
RZQ/6  
40  
1
0
0
RZQ/12  
RZQ/8  
20  
Self refresh, write  
1
0
1
30  
1
1
0
Reserved  
Reserved  
Reserved  
Reserved  
n/a  
n/a  
1
1
1
1. RZQ = 240Ω. If RTT,nom is used during WRITEs, only RZQ/2, RZQ/4, RZQ/6 are allowed.  
Note:  
PDF: 09005aef826aa906  
1Gb_DDR3_SDRAM.pdf - Rev. L 03/13 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
196  
‹ 2006 Micron Technology, Inc. All rights reserved.  
 复制成功!