欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT41J256M4 参数 Datasheet PDF下载

MT41J256M4图片预览
型号: MT41J256M4
PDF下载: 下载PDF文件 查看货源
内容描述: DDR3 SDRAM MT41J256M4 â ????梅格32 ×4× 8银行MT41J128M8 â ????梅格16 ×8× 8银行MT41J64M16 â ???? 8梅格×16× 8银行 [DDR3 SDRAM MT41J256M4 – 32 Meg x 4 x 8 banks MT41J128M8 – 16 Meg x 8 x 8 banks MT41J64M16 – 8 Meg x 16 x 8 banks]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 214 页 / 2938 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号MT41J256M4的Datasheet PDF文件第9页浏览型号MT41J256M4的Datasheet PDF文件第10页浏览型号MT41J256M4的Datasheet PDF文件第11页浏览型号MT41J256M4的Datasheet PDF文件第12页浏览型号MT41J256M4的Datasheet PDF文件第14页浏览型号MT41J256M4的Datasheet PDF文件第15页浏览型号MT41J256M4的Datasheet PDF文件第16页浏览型号MT41J256M4的Datasheet PDF文件第17页  
1Gb: x4, x8, x16 DDR3 SDRAM  
Functional Description  
General Notes  
• The functionality and the timing specifications discussed in this data sheet are for the  
DLL enable mode of operation (normal operation).  
• Throughout this data sheet, various figures and text refer to DQs as “DQ.” DQ is to be  
interpreted as any and all DQ collectively, unless specifically stated otherwise.  
• The terms “DQS” and “CK” found throughout this data sheet are to be interpreted as  
DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise.  
• Complete functionality may be described throughout the document; any page or dia-  
gram may have been simplified to convey a topic and may not be inclusive of all re-  
quirements.  
• Any specific requirement takes precedence over a general statement.  
• Any functionality not specifically stated is considered undefined, illegal, and not sup-  
ported, and can result in unknown operation.  
• Row addressing is denoted as A[n:±]. For example, 1Gb: n = 12 (x16); 1Gb: n = 13 (x4,  
x8); 2Gb: n = 13 (x16) and 2Gb: n = 14 (x4, x8); 4Gb: n = 14 (x16); and 4Gb: n = 15 (x4,  
x8).  
• Dynamic ODT has a special use case: when DDR3 devices are architected for use in a  
single rank memory array, the ODT ball can be wired HIGH rather than routed. Refer  
to the Dynamic ODT Special Use Case section.  
• A x16 device's DQ bus is comprised of two bytes. If only one of the bytes needs to be  
used, use the lower byte for data transfers and terminate the upper byte as noted:  
– Connect UDQS to ground via 1kΩ* resistor.  
– Connect UDQS# to VDD via 1kΩ* resistor.  
– Connect UDM to VDD via 1kΩ* resistor.  
– Connect DQ[15:8] individually to either VSS, VDD, or VREF via 1kΩ resistors,* or float  
DQ[15:8].  
*If ODT is used, 1kΩ resistor should be changed to 4x that of the selected ODT.  
PDF: 09005aef826aa906  
1Gb_DDR3_SDRAM.pdf - Rev. L 03/13 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
13  
‹ 2006 Micron Technology, Inc. All rights reserved.