欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT41J256M4 参数 Datasheet PDF下载

MT41J256M4图片预览
型号: MT41J256M4
PDF下载: 下载PDF文件 查看货源
内容描述: DDR3 SDRAM MT41J256M4 â ????梅格32 ×4× 8银行MT41J128M8 â ????梅格16 ×8× 8银行MT41J64M16 â ???? 8梅格×16× 8银行 [DDR3 SDRAM MT41J256M4 – 32 Meg x 4 x 8 banks MT41J128M8 – 16 Meg x 8 x 8 banks MT41J64M16 – 8 Meg x 16 x 8 banks]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 214 页 / 2938 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号MT41J256M4的Datasheet PDF文件第114页浏览型号MT41J256M4的Datasheet PDF文件第115页浏览型号MT41J256M4的Datasheet PDF文件第116页浏览型号MT41J256M4的Datasheet PDF文件第117页浏览型号MT41J256M4的Datasheet PDF文件第119页浏览型号MT41J256M4的Datasheet PDF文件第120页浏览型号MT41J256M4的Datasheet PDF文件第121页浏览型号MT41J256M4的Datasheet PDF文件第122页  
1Gb: x4, x8, x16 DDR3 SDRAM  
Commands – Truth Tables  
Table 71: Truth Table – CKE  
Notes 1–2 apply to the entire table; see Table 70 (page 116) for additional command details  
CKE  
Previous Cycle4 Present Cycle4  
Command5  
(RAS#, CAS#, WE#, CS#)  
Current State3  
(n - 1)  
(n)  
Action5  
Maintain power-down  
Power-down exit  
Notes  
Power-down  
L
L
L
“Don’t Care”  
DES or NOP  
“Don’t Care”  
DES or NOP  
DES or NOP  
DES or NOP  
DES or NOP  
DES or NOP  
DES or NOP  
DES or NOP  
REFRESH  
H
L
Self refresh  
L
Maintain self refresh  
Self refresh exit  
L
H
L
Bank(s) active  
Reading  
H
H
H
H
H
H
H
Active power-down entry  
Power-down entry  
L
Writing  
L
Power-down entry  
Precharging  
Refreshing  
All banks idle  
L
Power-down entry  
L
Precharge power-down entry  
Precharge power-down entry  
Self refresh  
L
6
L
1. All states and sequences not shown are illegal or reserved unless explicitly described  
elsewhere in this document.  
Notes:  
2. tCKE (MIN) means CKE must be registered at multiple consecutive positive clock edges.  
CKE must remain at the valid input level the entire time it takes to achieve the required  
number of registration clocks. Thus, after any CKE transition, CKE may not transition  
from its valid level during the time period of tIS + tCKE (MIN) + tIH.  
3. Current state = The state of the DRAM immediately prior to clock edge n.  
4. CKE (n) is the logic state of CKE at clock edge n; CKE (n - 1) was the state of CKE at the  
previous clock edge.  
5. COMMAND is the command registered at the clock edge (must be a legal command as  
defined in Table 70 (page 116)). Action is a result of COMMAND. ODT does not affect  
the states described in this table and is not listed.  
6. Idle state = All banks are closed, no data bursts are in progress, CKE is HIGH, and all tim-  
ings from previous operations are satisfied. All self refresh exit and power-down exit pa-  
rameters are also satisfied.  
PDF: 09005aef826aa906  
1Gb_DDR3_SDRAM.pdf - Rev. L 03/13 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
118  
‹ 2006 Micron Technology, Inc. All rights reserved.  
 复制成功!