PIC18F2331/2431/4331/4431
TABLE 5-3:
Register
INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)
MCLR Resets
WDT Reset
Power-on Reset,
Brown-out Reset
Wake-up via WDT
or Interrupt
Applicable Devices
RESETInstruction
Stack Resets
IPR2
PIR2
PIE2
IPR1
PIR1
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
2331 2431 4331 4431
1--1 -1-1
0--0 -0-0
0--0 -0-0
-111 1111
-000 0000
-000 0000
0000 0000
-000 0000
--00 0000
---- -111
1111 1111
1111 1111
1111 1111
1111 1111(5)
1111 1111
1111 1111
---- -xxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx(5)
xxxx xxxx
xxxx xxxx
---- xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xx0x 0000(5)
1--1 -1-1
0--0 -0-0
0--0 -0-0
-111 1111
-000 0000
-000 0000
0000 0000
-000 0000
--00 0000
---- -111
1111 1111
1111 1111
1111 1111
1111 1111(5)
1111 1111
1111 1111
---- -uuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu(5)
uuuu uuuu
uuuu uuuu
---- xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uu0u 0000(5)
u--u -u-u
u--u -u-u
u--u -u-u
-uuu uuuu
-uuu uuuu(1)
-uuu uuuu(1)
uuuu uuuu
-uuu uuuu
--uu uuuu
---- -uuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu(5)
uuuu uuuu
uuuu uuuu
---- -uuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu(5)
uuuu uuuu
uuuu uuuu
---- uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu(5)
PIE1
OSCTUNE
TRISE(6)
TRISD
TRISC
TRISB
TRISA(5)
PR5H
PR5L
LATE(6)
LATD
LATC
LATB
LATA(5)
TMR5H
TMR5L
PORTE(6)
PORTD
PORTC
PORTB
PORTA(5)
Legend: u= unchanged, x= unknown, -= unimplemented bit, read as ‘0’, q= value depends on condition.
Shaded cells indicate conditions do not apply for the designated device.
Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the
interrupt vector (0008h or 0018h).
3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are
updated with the current value of the PC. The STKPTR is modified to point to the next location in the
hardware stack.
4: See Table 5-2 for Reset value for specific condition.
5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When
not enabled as PORTA pins, they are disabled and read ‘0’.
6: Bit 3 of PORTE and LATE are enabled if MCLR functionality is disabled. When not enabled as the PORTE
pin, they are disabled and read as ‘0’. The 28-pin devices do not have only RE3 implemented.
2010 Microchip Technology Inc.
DS39616D-page 57