欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16LF1947-E/MR 参数 Datasheet PDF下载

PIC16LF1947-E/MR图片预览
型号: PIC16LF1947-E/MR
PDF下载: 下载PDF文件 查看货源
内容描述: [64-Pin Flash-Based, 8-Bit CMOS Microcontrollers with LCD Driver and nanoWatt XLP Technology]
分类和应用: 微控制器
文件页数/大小: 440 页 / 4740 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第86页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第87页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第88页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第89页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第91页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第92页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第93页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第94页  
PIC16F/LF1946/47  
7.3  
Interrupts During Sleep  
Some interrupts can be used to wake from Sleep. To  
wake from Sleep, the peripheral must be able to  
operate without the system clock. The interrupt source  
must have the appropriate Interrupt Enable bit(s) set  
prior to entering Sleep.  
On waking from Sleep, if the GIE bit is also set, the  
processor will branch to the interrupt vector. Otherwise,  
the processor will continue executing instructions after  
the SLEEPinstruction. The instruction directly after the  
SLEEP instruction will always be executed before  
branching to the ISR. Refer to the Section 9.0 “Power-  
Down Mode (Sleep)” for more details.  
7.4  
INT Pin  
The INT pin can be used to generate an asynchronous  
edge-triggered interrupt. This interrupt is enabled by  
setting the INTE bit of the INTCON register. The  
INTEDG bit of the OPTION register determines on which  
edge the interrupt will occur. When the INTEDG bit is  
set, the rising edge will cause the interrupt. When the  
INTEDG bit is clear, the falling edge will cause the  
interrupt. The INTF bit of the INTCON register will be set  
when a valid edge appears on the INT pin. If the GIE and  
INTE bits are also set, the processor will redirect  
program execution to the interrupt vector.  
7.5  
Automatic Context Saving  
Upon entering an interrupt, the return PC address is  
saved on the stack. Additionally, the following registers  
are automatically saved in the Shadow registers:  
• W register  
• STATUS register (except for TO and PD)  
• BSR register  
• FSR registers  
• PCLATH register  
Upon exiting the Interrupt Service Routine, these regis-  
ters are automatically restored. Any modifications to  
these registers during the ISR will be lost. If modifica-  
tions to any of these registers are desired, the corre-  
sponding Shadow register should be modified and the  
value will be restored when exiting the ISR. The  
Shadow registers are available in Bank 31 and are  
readable and writable. Depending on the user’s  
application, other registers may also need to be saved.  
DS41414A-page 88  
Preliminary  
2010 Microchip Technology Inc.  
 复制成功!