欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA16M1-15MZ 参数 Datasheet PDF下载

ATMEGA16M1-15MZ图片预览
型号: ATMEGA16M1-15MZ
PDF下载: 下载PDF文件 查看货源
内容描述: [IC MCU 8BIT 16KB FLASH 32QFN]
分类和应用: 微控制器
文件页数/大小: 318 页 / 7595 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第92页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第93页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第94页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第95页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第97页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第98页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第99页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第100页  
The following code examples show how to do an atomic write of the TCNTn register contents. Writing any of the OCRnx or  
ICRn Registers can be done by using the same principle.  
Assembly Code Example(1)  
TIM16_WriteTCNTn:  
; Save global interrupt flag  
in  
r18,SREG  
; Disable interrupts  
cli  
; Set TCNTn to r17:r16  
out  
out  
TCNTnH,r17  
TCNTnL,r16  
; Restore global interrupt flag  
out  
ret  
SREG,r18  
C Code Example(1)  
void TIM16_WriteTCNTn( unsigned int i )  
{
unsigned char sreg;  
unsigned int i;  
/* Save global interrupt flag */  
sreg = SREG;  
/* Disable interrupts */  
_CLI();  
/* Set TCNTn to i */  
TCNTn = i;  
/* Restore global interrupt flag */  
SREG = sreg;  
}
Note:  
1. The example code assumes that the part specific header file is included.  
For I/O registers located in extended I/O map, “IN”, “OUT”, “SBIS”, “SBIC”, “CBI”, and “SBI” instructions must  
be replaced with instructions that allow access to extended I/O. Typically “LDS” and “STS” combined with  
“SBRS”, “SBRC”, “SBR”, and “CBR”.  
The assembly code example requires that the r17:r16 register pair contains the value to be written to TCNTn.  
13.2.1 Reusing the Temporary High Byte Register  
If writing to more than one 16-bit register where the high byte is the same for all registers written, then the high byte only  
needs to be written once. However, note that the same rule of atomic operation described previously also applies in this  
case.  
13.3 Timer/Counter Clock Sources  
The Timer/Counter can be clocked by an internal or an external clock source. The clock source is selected by the clock  
select logic which is controlled by the Clock Select (CSn2:0) bits located in the Timer/Counter Control Register B (TCCRnB).  
For details on clock sources and prescaler, see Section 11. “Timer/Counter0 and Timer/Counter1 Prescalers” on page 75.  
96  
ATmega16/32/64/M1/C1 [DATASHEET]  
7647O–AVR–01/15  
 复制成功!