欢迎访问ic37.com |
会员登录 免费注册
发布采购

KSZ8795CLX 参数 Datasheet PDF下载

KSZ8795CLX图片预览
型号: KSZ8795CLX
PDF下载: 下载PDF文件 查看货源
内容描述: [Integrated 5-Port 10/100-Managed Ethernet Switch with Gigabit GMII/RGMII and MII/RMII Interfaces]
分类和应用: 局域网(LAN)标准
文件页数/大小: 132 页 / 1359 K
品牌: MICREL [ MICREL SEMICONDUCTOR ]
 浏览型号KSZ8795CLX的Datasheet PDF文件第51页浏览型号KSZ8795CLX的Datasheet PDF文件第52页浏览型号KSZ8795CLX的Datasheet PDF文件第53页浏览型号KSZ8795CLX的Datasheet PDF文件第54页浏览型号KSZ8795CLX的Datasheet PDF文件第56页浏览型号KSZ8795CLX的Datasheet PDF文件第57页浏览型号KSZ8795CLX的Datasheet PDF文件第58页浏览型号KSZ8795CLX的Datasheet PDF文件第59页  
KSZ8795CLX  
TABLE 4-4:  
Address  
PORT REGISTERS (CONTINUED)  
Name  
Description  
Mode  
Default  
Register 17 (0x11): Port 1 Control 1  
Register 33 (0x21): Port 2 Control 1  
Register 49 (0x31): Port 3 Control 1  
Register 65 (0x41): Port 4 Control 1  
Register 81 (0x51): Port 5 Control 1  
7
Sniffer Port  
1 = Port is designated as Sniffer port and will trans-  
mit packets that are monitored.  
0 = Port is a normal port.  
R/W  
R/W  
0
0
6
Receive Sniff  
1 = All the packets received on the port will be  
marked as “monitored packets” and forwarded to  
the designated “Sniffer port.”  
0 = No receive monitoring.  
5
Transmit Sniff  
1 = All the packets transmitted on the port will be  
marked as “monitored packets” and forwarded to  
the designated “Sniffer port.”  
R/W  
R/W  
0
0 = No transmit monitoring.  
4 0  
Port VLAN Membership Defines the port’s Port VLAN membership.  
Bit[4] stands for Port 5,  
0x1f  
Bit[3] stands for Port 4,  
Bit[2] stands for Port 3,  
Bit[1] stands for Port 2,  
Bit[0] stands for Port 1.  
The port can only communicate within the member-  
ship. A ‘1’ includes a port in the membership; a ‘0’  
excludes a port in the membership.  
Register 18 (0x12): Port 1 Control 2  
Register 34 (0x22): Port 2 Control 2  
Register 50 (0x32): Port 3 Control 2  
Register 66 (0x42): Port 4 Control 2  
Register 82 (0x52): Port 5 Control 2  
7
User Priority Ceiling  
1 = If packet ‘s “user priority field” is greater than  
the “user priority field” in the port default tag regis-  
ter, replace the packet’s “user priority field” with the  
“user priority field” in the port default tag Register  
Control 3.  
R/W  
0
0 = No replace packet’s priority filed with port  
default tag priority filed of the port Control 3 Regis-  
ter Bits[7:5].  
6
Ingress VLAN Filtering. 1 = The switch will discard packets whose VID port  
membership in VLAN table Bits[11:7] does not  
include the ingress port.  
R/W  
0
0 = No ingress VLAN filtering.  
5
4
Discard Non-PVID  
Packets  
1 = The switch will discard packets whose VID  
does not match ingress port default VID.  
0 = No packets will be discarded.  
R/W  
R/W  
0
0
Force Flow Control  
1 = Enables Rx and Tx flow control on the port,  
regardless of the AN result.  
0 = Flow control is enabled based on the AN result  
(Default)  
3
2
Back Pressure Enable 1 = Enable port half-duplex back pressure.  
0 = Disable port half-duplex back pressure.  
R/W  
R/W  
0
1
Transmit Enable  
1 = Enable packet transmission on the port.  
0 = Disable packet transmission on the port.  
2016 Microchip Technology Inc.  
DS00002112A-page 55  
 复制成功!