LG Semicon
GM72V66841CT/CLT
2. Same bank, different ROW address: When
the ROW address changes, consecutive write
commands cannot be executed; it is necessary to
Read command to Precharge interval (same
bank): When the Precharge command is
executed for the same bank as the read command
that preceded it, the minimum interval between
the two commands is one cycle. However, since
the output buffer then becomes High-Z after the
cycles defined by lHZP, there is a possibility that
burst read data output will be interrupted, if the
Precharge command is input during burst read.
separate the two write commands with
a
Precharge command and a bank-active command.
3. Different bank: When the bank changes, the
write command can be performed after an
interval of no less than 1 cycle, provided that the
other bank is in the bank-active state. However,
in the case of a burst write, data will continue to
be written until one cycle before the read
command is executed(as in the case of the same
bank and the same address).
To read all data by burst read, the cycles defined
by lEP must be assured as an interval from the
final data output to Precharge command
execution.
READ to Precharge Command Interval (same bank) : To output all data
CAS Latency = 2, Burst Length = 4
CLK
PRE/PALL
READ
Command
Dout
out A0 out A1 out A2 out A3
lEP = -1 Cycle
CL=2
CAS Latency = 3, Burst Length = 4
CLK
PRE/PALL
Command
Dout
READ
out A0 out A1 out A2 out A3
CL=3
lEP = -2 Cycle
30
LG [ LG SEMICON CO.,LTD. ]
