LG Semicon
GM72V66841CT/CLT
Write Command to Precharge Command
However, if the burst write operation is
unfinished, the input data must be masked by
means of DQM, DQMU/DQML for assurance of
Interval (same bank): When the Precharge
command is executed for the same bank as the
write command that preceded it, the minimum
interval between the two commands is 1 cycle.
the cycle defined by tRWL.
Burst Length = 4 ( To stop write operation)
CLK
PRE/PALL
WRIT
Command
DQM,
DQMU/DQML
Din
tRWL
CLK
PRE/PALL
WRIT
in A0
Command
DQM,
DQMU/DQML
Din
in A1
tRWL
Burst Length = 4 (To write all data)
CLK
PRE/PALL
WRIT
in A0
Command
DQM,
DQMU/DQML
Din
in A1
in A2
in A3
tRWL
32
LG [ LG SEMICON CO.,LTD. ]
