欢迎访问ic37.com |
会员登录 免费注册
发布采购

LXT9763HC 参数 Datasheet PDF下载

LXT9763HC图片预览
型号: LXT9763HC
PDF下载: 下载PDF文件 查看货源
内容描述: LAN收发器| HEX | QFP | 208PIN |塑料\n [LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC ]
分类和应用: 网络接口电信集成电路电信电路局域网以太网:16GBASE-T
文件页数/大小: 74 页 / 973 K
品牌: INTEL [ INTEL ]
 浏览型号LXT9763HC的Datasheet PDF文件第17页浏览型号LXT9763HC的Datasheet PDF文件第18页浏览型号LXT9763HC的Datasheet PDF文件第19页浏览型号LXT9763HC的Datasheet PDF文件第20页浏览型号LXT9763HC的Datasheet PDF文件第22页浏览型号LXT9763HC的Datasheet PDF文件第23页浏览型号LXT9763HC的Datasheet PDF文件第24页浏览型号LXT9763HC的Datasheet PDF文件第25页  
Fast Ethernet 10/100 Hex Transceiver with Full MII LXT9763  
An additional supply may be used for the MII (VCCIO). VCCIO should be supplied from the  
same power source used to supply the controller on the other side of the MII interface. Refer to  
Table 17 on page 45 for MII I/O characteristics.  
As a matter of good practice, these supplies should be as clean as possible. Typical filtering and  
decoupling are shown in 17 on page 41.  
1.5  
Clock Requirements  
1.5.1  
Reference Clock  
The LXT9763 requires a constant 25 MHz reference clock (REFCLK). The reference clock is used  
to generate transmit signals and recover receive signals. A crystal-based clock is recommended  
over a derived clock (i.e, PLL-based) to minmize transmit jitter. Refer to Table 18 on page 45 for  
clock timing requirements.  
1.5.1.1  
MII Clocks  
The LXT9763 requires an MDC reference clock for the MDIO serial channel. Typically operated at  
2.5 MHz, the LXT9763 accepts MDC clocks as high as 8 MHz. Refer to Test Specifications,  
Table 18 on page 45, for MDC clock requirements.  
The LXT9763 supplies both MII data clocks (RX_CLK and TX_CLK) for each port. The MII  
data clocks run at 25 MHz for 100BASE-X operation and at 2.5 MHz for 10BASE-T operation.  
1.6  
Initialization  
When the LXT9763 is first powered on, reset, or encounters a link failure state, it checks the MDIO  
register configuration bits to determine the line speed and operating conditions to use for the  
network link. The configuration bits may be set by the Hardware Control or MDIO interface as  
shown in Figure 8.  
The LXT9763 can be initialized to allow auto-negotiation/ parallel-detection to establish a link, or  
it may be forced to any of the following configurations:  
100FX (Fiber).  
100TX, Full-Duplex  
100TX, Half-Duplex  
10BASE-T, Full-Duplex  
10BASE-T, Half-Duplex  
When the network link is forced to a specific configuration, the LXT9763 immediately begins  
operating the network interface as commanded. When auto-negotiation is enabled, the LXT9763  
begins the auto-negotiation / parallel-detection operation.  
Datasheet  
21