欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPCS1SI8 参数 Datasheet PDF下载

EPCS1SI8图片预览
型号: EPCS1SI8
PDF下载: 下载PDF文件 查看货源
内容描述: [Configuration Memory, 1MX1, Serial, CMOS, PDSO8, PLASTIC, SOIC-8]
分类和应用: 时钟光电二极管内存集成电路
文件页数/大小: 40 页 / 1107 K
品牌: INTEL [ INTEL ]
 浏览型号EPCS1SI8的Datasheet PDF文件第13页浏览型号EPCS1SI8的Datasheet PDF文件第14页浏览型号EPCS1SI8的Datasheet PDF文件第15页浏览型号EPCS1SI8的Datasheet PDF文件第16页浏览型号EPCS1SI8的Datasheet PDF文件第18页浏览型号EPCS1SI8的Datasheet PDF文件第19页浏览型号EPCS1SI8的Datasheet PDF文件第20页浏览型号EPCS1SI8的Datasheet PDF文件第21页  
EPCS Device Memory Access  
Page 17  
Resetting the write enable latch bit to  
accepted. Set the write enable latch bit to  
bulk, and erase sector operations.  
0
indicates that no write or erase cycle is  
before every write bytes, write status, erase  
1
The non-volatile block protect bits determine the area of the memory protected from  
being written or erased unintentionally. Table 9 through Table 13 on page 19 list the  
protected area in the EPCS devices with reference to the block protect bits. The erase  
bulk operation is only available when all the block protect bits are set to  
of the block protect bits are set to , the relevant area is protected from being written  
by a write bytes operation or erased by an erase sector operation.  
0. When any  
1
April 2014 Altera Corporation  
Serial Configuration (EPCS) Devices Datasheet  
 复制成功!