欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP4CE22E22I7N 参数 Datasheet PDF下载

EP4CE22E22I7N图片预览
型号: EP4CE22E22I7N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 1395 CLBs, 472.5MHz, 22320-Cell, PQFP144, 22 X 22 MM, 0.50 MM PITCH, LEAD FREE, EQFP-144]
分类和应用: 时钟LTEPC可编程逻辑
文件页数/大小: 44 页 / 663 K
品牌: INTEL [ INTEL ]
 浏览型号EP4CE22E22I7N的Datasheet PDF文件第19页浏览型号EP4CE22E22I7N的Datasheet PDF文件第20页浏览型号EP4CE22E22I7N的Datasheet PDF文件第21页浏览型号EP4CE22E22I7N的Datasheet PDF文件第22页浏览型号EP4CE22E22I7N的Datasheet PDF文件第24页浏览型号EP4CE22E22I7N的Datasheet PDF文件第25页浏览型号EP4CE22E22I7N的Datasheet PDF文件第26页浏览型号EP4CE22E22I7N的Datasheet PDF文件第27页  
Chapter 1: Cyclone IV Device Datasheet  
1–23  
Switching Characteristics  
Table 1–23 lists the Cyclone IV GX transceiver block AC specifications.  
Table 1–23. Transceiver Block AC Specification for Cyclone IV GX Devices (1), (2)  
C6  
C7, I7  
Min Typ  
C8  
Symbol/  
Description  
Conditions  
Unit  
Min Typ Max  
Max Min Typ Max  
(3)  
PCIe Transmit Jitter Generation  
Total jitter at 2.5 Gbps  
(Gen1)  
Compliance pattern  
0.25  
0.25  
0.25  
UI  
UI  
(3)  
PCIe Receiver Jitter Tolerance  
Total jitter at 2.5 Gbps  
(Gen1)  
Compliance pattern  
> 0.6  
> 0.6  
> 0.6  
(4)  
GIGE Transmit Jitter Generation  
Deterministic jitter  
Pattern = CRPAT  
0.14  
0.14  
0.14  
UI  
(peak-to-peak)  
Total jitter (peak-to-peak) Pattern = CRPAT  
0.279  
0.279  
0.279 UI  
(4)  
GIGE Receiver Jitter Tolerance  
Deterministic jitter  
Pattern = CJPAT  
> 0.4  
> 0.4  
> 0.4  
UI  
UI  
tolerance (peak-to-peak)  
Combined deterministic  
and random jitter  
Pattern = CJPAT  
> 0.66  
> 0.66  
> 0.66  
tolerance (peak-to-peak)  
Notes to Table 1–23:  
(1) Dedicated refclk pins were used to drive the input reference clocks.  
(2) The jitter numbers specified are valid for the stated conditions only.  
(3) The jitter numbers for PIPE are compliant to the PCIe Base Specification 2.0.  
(4) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.  
Core Performance Specifications  
The following sections describe the clock tree specifications, PLLs, embedded  
multiplier, memory block, and configuration specifications for Cyclone IV Devices.  
Clock Tree Specifications  
Table 1–24 lists the clock tree specifications for Cyclone IV devices.  
Table 1–24. Clock Tree Performance for Cyclone IV Devices (Part 1 of 2)  
Performance  
Device  
EP4CE6  
Unit  
(1)  
(1)  
(1)  
C6  
C7  
C8  
C8L  
C9L  
265  
I7  
I8L  
362  
A7  
500  
500  
500  
500  
500  
500  
437.5  
437.5  
437.5  
437.5  
437.5  
437.5  
402  
402  
402  
402  
402  
402  
362  
362  
362  
362  
362  
362  
437.5  
437.5  
437.5  
437.5  
437.5  
437.5  
402  
402  
402  
402  
402  
402  
MHz  
MHz  
MHz  
MHz  
MHz  
MHz  
EP4CE10  
EP4CE15  
EP4CE22  
EP4CE30  
EP4CE40  
265  
265  
265  
265  
265  
362  
362  
362  
362  
362  
March 2016 Altera Corporation  
Cyclone IV Device Handbook,  
Volume 3  
 复制成功!