Host-PCI Express* Bridge Registers (D1:F0)
(Intel® 82915G/82915P/82915PL Only)
R
Bit
Access &
Default
Description
2
R/W
0b
Bus Master Enable (BME): This bit does not affect forwarding of completions
from the primary interface to the secondary interface.
0 = This device is prevented from making memory or I/O requests to its primary
bus. Note that according to the PCI specification, as MSI interrupt messages
are in-band memory writes, disabling the bus master enable bit prevents this
device from generating MSI interrupt messages or passing them from its
secondary bus to its primary bus. Upstream memory writes/reads, I/O
writes/reads, peer writes/reads, and MSIs will all be treated as illegal cycles.
Writes are forwarded to memory address 0h with byte enables de-asserted.
Reads will be forwarded to memory address 0h and will return Unsupported
Request status (or Master abort) in its completion packet.
1 = This device is allowed to issue requests to its primary bus. Completions for
previously issued memory read requests on the primary bus will be issued
when the data is available.
1
0
R/W
0b
Memory Access Enable (MAE)
0 = All of device 1’s memory space is disabled.
1 = Enable the Memory and Pre-fetchable memory address ranges defined in the
MBASE1, MLIMIT1, PMBASE1, and PMLIMIT1 registers.
R/W
0b
IO Access Enable (IOAE)
0 = All of device 1’s I/O space is disabled.
1 = Enable the I/O address range defined in the IOBASE1 and IOLIMIT1
registers.
8.1.4
PCISTS1—PCI Status (D1:F0)
PCI Device:
Address Offset:
Default Value:
Access:
1
06h
0000h
RO, R/W/C
16 bits
Size:
This register reports the occurrence of error conditions associated with primary side of the
“virtual” Host-PCI Express bridge in the (G)MCH.
Bit
15
14
Access &
Default
Description
RO
0b
Detected Parity Error (DPE): Hardwired to 0. Parity (generating poisoned TLPs)
is not supported on the primary side of this device.
R/WC
0b
Signaled System Error (SSE):
1 = This bit is set when this Device sends an SERR due to detecting an
ERR_FATAL or ERR_NONFATAL condition and the SERR Enable bit in the
Command register is ‘1’. Both received (if enabled by BCTRL1[1]) and
internally detected error messages do not affect this field.
13
RO
0b
Received Master Abort Status (RMAS): Not Applicable or Implemented.
Hardwired to 0. The concept of a master abort does not exist on primary side of
this device.
130
Datasheet
INTEL [ INTEL ]
