欢迎访问ic37.com |
会员登录 免费注册
发布采购

5AGXMA1D6F27C6N 参数 Datasheet PDF下载

5AGXMA1D6F27C6N图片预览
型号: 5AGXMA1D6F27C6N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 500MHz, 75000-Cell, CMOS, PBGA672, ROHS COMPLIANT, FBGA-672]
分类和应用: 可编程逻辑
文件页数/大小: 182 页 / 2239 K
品牌: INTEL [ INTEL ]
 浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第150页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第151页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第152页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第153页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第155页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第156页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第157页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第158页  
AV-51002  
2015.12.16  
2-52  
Non DPA Mode High-Speed I/O Specifications  
Figure 2-5: LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate < 1.25 Gbps  
Sinusoidal Jitter Amplitude  
20db/dec  
0.1 UI  
P-P  
Frequency  
20 MHz  
baud/1667  
Non DPA Mode High-Speed I/O Specifications  
Table 2-46: High-Speed I/O Specifications for Arria V GZ Devices  
When J = 3 to 10, use the serializer/deserializer (SERDES) block.  
When J = 1 or 2, bypass the SERDES block.  
C3, I3L  
Typ  
C4, I4  
Typ  
Symbol  
Conditions  
Unit  
Min  
Max  
Min  
Max  
Sampling Window  
300  
300  
ps  
Arria V GZ Device Datasheet  
Send Feedback  
Altera Corporation  
 复制成功!